eInfochips (An Arrow Company)

Senior Design Verification Engineer

Physical Design Engineer

Engineer/Senior Engineer/Tech Lead- (BSP)

Senior Design Verification Engineer with 4+ years of experience in System Verilog, UVM, and SoC Verification. Expertise in developing test plans, coverage, and scenario creation. Knowledge of industry standard protocols like PCIe, Ethernet, MIPI, or USB is required.

<div class="jobs-box__html-content jobs-description-content__text t-14 t-normal
 jobs-description-content__text--stretch" id="job-details" tabindex="-1">
 <h2 class="text-heading-large">
 About the job
 </h2>

 <div class="mt4">
 
 POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE &amp; RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and CPU sub-systems.Deep understanding and knowledge of verification methodologies, flows and quality metricsThe incumbent will be responsible for executing complete verification project in the role senior engineer with hands on experience, mentoring, client communication / interactions, in-depth technical reviews, and close tracking of technical as well as management aspect ESSENTIAL SKILLS &amp; EXPERIENCE At-least 4 years of experience in System Verilog HVL.At-least 3 year of experience in OVM/UVM/VMM/Test Harness.Hands on experience of developing assertion, checkers, coverage and scenario creation.Must have executed at-least 1 SoC Verification projectExperience in developing test and coverage plan, Verification environment and validation plan.Knowledge of at least one industry standard protocols like Ethernet, PCIe, MIPI, USB or similar is required. EDUCATION BACKGROUND B.E./ B.S./ B.Tech/ M.S./ M.Tech in VLSI/Electronics/Electrical/Computer/Instrumentation Engineering.
 
 </div>
 </div>