Rivos

CPU Physical Design - Full Time

CPU Physical Design - Full time

CPU Design Verification - Full-time

Coherent Interconnect Microarchitecture & Logic Design - Full Time

CPU Physical Design role involving P&R, timing, floorplan, clocking, and power. Must have experience with synthesis, place & route, and logic & physical design principles. Knowledge of CPU Core & L2 microarchitecture, scripting languages (Unix, Perl, Python, TCL), and deep sub-micron technologies preferred.

<div class="section page-centered" data-qa="job-description"><div><span style="font-size: 14.6667px;">Positions are open for full-time in the areas of CPU physical design from unit level to chip level, involving all aspects of physical design functions such as P&amp;R, timing, floorplan, clocking, and power.</span></div></div><div class="section page-centered"><div><h3>Responsibilities</h3><ul class="posting-requirements plain-list"><ul><li>Own block level design of CPU Core/L2 blocks from RTL-to-GDSII and drive synthesis, floor-planning, place &amp; route, timing closure, and signoff.</li><li>Work extensively with Micro-architects to perform feasibility studies and explore performance, power &amp; area (PPA) tradeoffs for design closure.</li><li>Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA.</li><li>Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV.</li></ul></ul></div></div><div class="section page-centered"><div><h3>Requirements</h3><ul class="posting-requirements plain-list"><ul><li>Knowledge using synthesis, place &amp; route, analysis and verification CAD tools.</li><li>Familiarity with logic &amp; physical design principles to drive low-power &amp; higher-performance designs.</li><li>Knowledge of CPU Core &amp; L2 microarchitecture will be beneficial.</li><li>Knowledge of scripting in some of these languages: Unix, Perl, Python, and TCL.</li><li>Good understanding of device physics and experience in deep sub-micron technologiesKnowledge of Verilog and SystemVerilog.</li><li>Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.</li><li>Ability to work well in a team and be productive under aggressive schedules.</li></ul></ul></div></div><div class="section page-centered" data-qa="closing-description"><div><span style="font-size: 14pt;">Education and Experience</span></div><div><span style="font-size: 11pt;">PhD, Master’s Degree or Bachelor’s Degree in technical subject area.</span></div></div>