Rivos

SOC Physical Design - Full time

Software Firmware - Intern

Software Compiler - Full Time

Fabric/Interconnect Architect

UPF Engineer

SOC Static Timing Analysis Engineer - Full Time

Google

Research Scientist, Kaggle

Administrative Business Partner II

Regulatory and Litigation Associate Counsel, Privacy

Software Engineering Manager, Creative Camera

Delivery Executive IV, Professional Services, Google Cloud

Manufacturing Business Manager, Home and Health

Global Activation Associate, Customer and Business Intelligence, Go-To-Market

As a Research Scientist at Kaggle, you'll be working on the cutting edge of AI and ML research, specifically focusing on LLMs and Generative AI. You'll collaborate with other researchers to create the next generation of benchmarking and evaluation methods, and work with the Kaggle Competitions team to expand their platform to host LLM Benchmarks and community evaluations. You'll also be involved in developing and deploying new research methods and algorithms, and mentoring junior engineers. This is a unique opportunity to make a real impact on the future of AI, and to be part of a world-class research team.

<p>A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.</p>

Publisher Intelligence Analyst

<div jscontroller="iYVHDc" class="DkhPwc" jsname="tIk9qd" data-id="119189764841579206" jsaction="A6AxKc:CXOOvf;"><div class="KwJkGe"><h3>Minimum qualifications:</h3><ul>
<li>PhD degree in Computer Science, a related field, or equivalent practical experience. <br></li>
<li>One or more scientific publication submission(s) for conferences, journals, or public repositories.<br></li>
<li>Coding experience in Python, JavaScript, R, Java, or C++.<br></li>
</ul><br><h3>Preferred qualifications:</h3><ul>
<li>2 years of coding experience in Python, JavaScript, R, Java, or C++. <br></li>
<li>1 year of experience owning and initiating research agendas.<br></li>
<li>Experience with LLMs and GenAI models and methods.</li>
<li>Demonstrated expertise in bechmarking, evaluation, and empirical methods.</li>
</ul></div><div class="aG5W3"><h3>About the job</h3><p>As an organization, Google maintains a portfolio of research projects driven by fundamental research, new product innovation, product contribution and infrastructure goals, while providing individuals and teams the freedom to emphasize specific types of work. As a Research Scientist, you'll setup large-scale tests and deploy promising ideas quickly and broadly, managing deadlines and deliverables while applying the latest theories to develop new and improved products, processes, or technologies. From creating experiments and prototyping implementations to designing new architectures, our research scientists work on real-world problems that span the breadth of computer science, such as machine (and deep) learning, data mining, natural language processing, hardware and software performance analysis, improving compilers for mobile platforms, as well as core search and much more.</p><p>As a Research Scientist, you'll also actively contribute to the wider research community by sharing and publishing your findings, with ideas inspired by internal projects as well as from collaborations with research programs at partner universities and technical institutes all over the world.</p>
<p>In this role, you will get to work on Kaggle’s Research priorities, help innovate in Kaggle’s leading platform for ML competitions, datasets, and models, and establish Kaggle Research as the leader in building earned trust through community validation of AI.</p><p>The Google Cloud AI Research team addresses AI challenges motivated by Google Cloud’s mission of bringing AI to tech, healthcare, finance, retail and many other industries. We work on a range of unique problems focused on research topics that maximize scientific and real-world impact, aiming to push the state-of-the-art in AI and share findings with the broader research community. We also collaborate with product teams to bring innovations to real-world impact that benefits our customers. <br></p></div><div class="BDNOWe"><h3>Responsibilities</h3><ul>
<li>Collaborate with other members of the Kaggle Research team to create the next generation of benchmarking and evaluation methods and structures for AI / ML, with a particular focus on LLMs and generative AI.</li>
<li>Work with the Kaggle Competitions team to expand Kaggle's competitions platform to host and run LLM Benchmarks and community evaluations.</li>
<li>Collaborate with Google DeepMind Researchers and external researchers to create and host valuable AI evaluations and benchmarks on Kaggle.</li>
<li>Contribute to the development and deployment of new research methods and algorithms for AI and ML. Mentor and&nbsp;guide junior engineers on the team.</li>
<li>Publish research papers and present findings at conferences and workshops. Collaborate with engineering, design, and product leadership to improve Kaggle's product for Research&nbsp;priorities.</li>
</ul></div></div>

This role involves SOC physical design, from unit level to chip level. You will be responsible for P&R, timing, floorplan, clocking, electrical analysis, and power. Experience with synthesis, place & route, and scripting languages like Unix, Perl, Python, and TCL is required. Knowledge of device physics and deep sub-micron technologies is preferred.

SOC Physical Design Verification Engineer - Full Time

<div class="section page-centered" data-qa="job-description"><div><span style="font-size: 14.6667px;">Positions are open for full-time SOC physical implementation from unit level to chip level, involving all aspects of physical design functions such as P&amp;R, timing, floorplan, clocking, electrical analysis, and power.</span></div></div><div class="section page-centered"><div><h3>Responsibilities</h3><ul class="posting-requirements plain-list"><ul><li>Own block level design from RTL-to-GDSII and drive synthesis, floor-planning, place &amp; route, timing closure, and signoff.</li><li>Work extensively with Micro-architects to perform feasibility studies and explore performance, power &amp; area (PPA) tradeoffs for design closure.</li><li>Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA.</li><li>Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV.</li></ul></ul></div></div><div class="section page-centered"><div><h3>Requirements</h3><ul class="posting-requirements plain-list"><ul><li>Knowledge using synthesis, place &amp; route, analysis and verification CAD tools.</li><li>Familiarity with logic &amp; physical design principles to drive low-power &amp; higher-performance designs.</li><li>Knowledge of scripting in some of these languages: Unix, Perl, Python, and TCL.</li><li>Good understanding of device physics and experience in deep sub-micron technologiesKnowledge of Verilog and SystemVerilog.</li><li>Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.</li><li>Ability to work well in a team and be productive under aggressive schedules.</li></ul></ul></div></div>undefined