CPU Design for Test Engineer

7 Hours ago • 2 Years + • Research & Development

Job Summary

Job Description

This role involves crucial Design for Testing (DFT) support for devices going to production. Responsibilities include developing DFT flows, automation, and methodology; executing DFT activities; and managing testing vectors end-to-end—from generating DFT content and debugging to meeting coverage goals, gate-level simulation, DFT sign-off to tapeout, and result debugging. The engineer will work with various teams (Design, Verification, Physical Design) to ensure DFT Scan requirements are met and dependencies are managed. The position focuses on designing, implementing, and verifying DFT solutions for ASICs, developing DFT strategies for hierarchical DFT, Scan, and ATPG, and performing ATPG scan, coverage debug, and motivating design fixes.
Must have:
  • Bachelor's degree in relevant field
  • 2+ years ATPG experience
  • DFT scan design and verification experience
  • DFT techniques and tools experience
  • ASIC DFT synthesis, simulation, and verification
Good to have:
  • Master's degree in Electrical Engineering
  • ATE engineer experience
  • SoC cycle experience
  • IP integration experience
  • Fault modeling experience

Job Details


Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
  • 2 years of experience in Automatic Test Pattern Generation (ATPG) methods.
  • Experience with multiple projects in Design for Testing (DFT) scan design and verification.
  • Experience with Design for Testing (DFT) techniques and tools, Application-Specific Integrated Circuit (ASIC) Design for Testing synthesis, simulation, and verification flow.

Preferred qualifications:

  • Master's degree in Electrical Engineering.
  • Experience working with Automated Test Equipment (ATE) engineers (e.g., silicon bring-up, patterns generation, debug, validation on automatic test equipment, debug of silicon issues).
  • Experience in System on a chip (SoC) cycles, including silicon bringup and silicon debug activities.
  • Experience in IP integration (e.g., memories, test controllers, Test Access Point (TAP), and Memory Built-In Self Test (MBIST)).
  • Experience in fault modeling.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will play a crucial role in Design for Testing (DFT), and support devices to production. You will be responsible for developing flows, automation, and methodology, executing DFT activities. You will be responsible for testing vectors end to end, from generating DFT content, debugging to coverage goals, simulating it at gate level, sign-off DFT to tapeout, and debugging results.

The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

Responsibilities

  • Execute activities in the design, implementation, and verification of Design for Testing solutions for Application-Specific Integrated Circuit (ASICs).
  • Develop DFT strategy for hierarchical DFT, Scan, and Automatic Test Pattern Generation (ATPG).
  • Perform ATPG scan, cover debug and motivate design fixes for coverage and quality improvements.
  • Perform scan verification at Register-Transfer Level (RTL) and gate level.
  • Work with other Engineering teams (e.g., Design, Verification, Physical Design) to ensure that DFT Scan requirements are met and mutual dependencies are managed.

Similar Jobs

PwC - Consultant Cloud Technologies Architecture & Migration | CDI | H/F

PwC

Neuilly-sur-Seine, Île-de-France, France (On-Site)
6 Months ago
Tesla - Customer Support Supervisor

Tesla

Berlin, Berlin, Germany (On-Site)
1 Month ago
Gaming Innovation Group  - Product Owner - Mobile Applications

Gaming Innovation Group

Andalusia, Spain (Hybrid)
1 Week ago
PwC - Manager / Senior Manager for EPM & Analytics with SAP

PwC

Zürich, Zurich, Switzerland (On-Site)
6 Months ago
Evolution - Electrical Engineer

Evolution

Tbilisi, Tbilisi, Georgia (On-Site)
2 Weeks ago
Microsoft - Critical Environment Energy Marshall

Microsoft

Busan, Busan, South Korea (On-Site)
10 Hours ago
Riot Games - Senior Software Engineer, Gameplay - R&D

Riot Games

Shanghai, Shanghai, China (On-Site)
2 Days ago
Krafton  - HR Planning Specialist (5+ years)

Krafton

Seoul, South Korea (On-Site)
1 Day ago
Google - SoC Design Engineer, Cloud

Google

Sunnyvale, California, United States (On-Site)
7 Hours ago
Assystems - Design Engineer – Substation (Civil & Structural)

Assystems

Gurugram, Haryana, India (On-Site)
5 Months ago

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Tesla - Customer Support Advisor - German (C1), Ukrainian (C1) - Berlin

Tesla

Berlin, Berlin, Germany (On-Site)
2 Months ago
Meta - Research Scientist, Systems and Infrastructure (PhD)

Meta

Bellevue, Washington, United States (On-Site)
2 Days ago
PlayStation Global - Fraud Strategy Quantitative Analyst

PlayStation Global

London, England, United Kingdom (On-Site)
2 Months ago
PwC - IN- Senior Associate – SAP WM - Enterprise Apps - SAP – Advisory  - Hyderabad

PwC

Hyderabad, Telangana, India (On-Site)
4 Months ago
Canva - People Systems Engineer

Canva

Makati, Metro Manila, Philippines (Remote)
4 Weeks ago
Sony Interactive Entertainment - Database Reliability Engineer (DBRE)  - 世界最大級のゲームプラットフォーム

Sony Interactive Entertainment

Tokyo, Japan (On-Site)
6 Months ago
Sphere Entertainment Co - Senior Director Pipeline Engineering

Sphere Entertainment Co

Burbank, California, United States (On-Site)
2 Months ago
Nagarro - Lead SAP Basis Consultant for SAP RISE

Nagarro

Germany (Remote)
1 Month ago
Netflix - Analytics Engineer (L5) - Consumer Insights DSE

Netflix

Los Angeles, California, United States (On-Site)
2 Months ago
CloudHire - UI UX Developer

CloudHire

Karnataka, India (Remote)
4 Weeks ago

Get notifed when new similar jobs are uploaded

Jobs in Tel Aviv-Yafo, Tel Aviv District, Israel

Playtika - Graphic Designer

Playtika

Israel (On-Site)
4 Months ago
TabTale - Creative Producer

TabTale

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
2 Months ago
NVIDIA - Senior Software Research Architect

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
1 Month ago
NVIDIA - Senior Firmware Verification Engineer, PCIe

NVIDIA

Yokne'am Illit, North District, Israel (On-Site)
1 Month ago
Playtika - Games R&D-Monetization Operations Specialist

Playtika

Israel (On-Site)
5 Months ago
NVIDIA - Senior Power Modeling and U-arch Engineer

NVIDIA

Yokne'am Illit, North District, Israel (On-Site)
1 Month ago
Google - CPU Design Verification Engineer

Google

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
7 Hours ago
NVIDIA - Manager, Chip Design Verification

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
1 Month ago
Playtika - Marketing Creative Manager

Playtika

Israel (On-Site)
3 Weeks ago
AGS - American Gaming Systems - Senior Software Engineer

AGS - American Gaming Systems

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
2 Days ago

Get notifed when new similar jobs are uploaded

Research & Development Jobs

NVIDIA - Senior Signal Integrity Design Engineer

NVIDIA

Canada (On-Site)
1 Month ago
NVIDIA - Senior Chip Design Verification Engineer

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
3 Weeks ago
Google - Software Engineer, PhD, Early Career, Campus, Embedded Systems and Firmware, 2025 start

Google

Mountain View, California, United States (On-Site)
5 Months ago
NVIDIA - Senior Software Engineer, VLSI Design Tools

NVIDIA

Austin, Texas, United States (On-Site)
1 Month ago
ByteDance - High-Performance Computing Research Scientist (Algorithm Acceleration)

ByteDance

San Jose, California, United States (On-Site)
3 Weeks ago
Samsung Semiconductor - Staff Engineer, Machine Learning

Samsung Semiconductor

San Jose, California, United States (Hybrid)
1 Month ago
Krafton  - [Infra Div.] 취약점 진단 엔지니어 (3년 ~ 5년)

Krafton

Seoul, South Korea (On-Site)
4 Months ago
Ubisoft - Senior C++ Programmer

Ubisoft

Malmö, Skåne County, Sweden (Hybrid)
3 Weeks ago
ByteDance - Video Codec Algorithm Modeling Engineer - Multimedia Lab

ByteDance

San Jose, California, United States (On-Site)
5 Months ago

Get notifed when new similar jobs are uploaded

About The Company

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.

Dublin, County Dublin, Ireland (On-Site)

Sunnyvale, California, United States (On-Site)

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)

Warsaw, Masovian Voivodeship, Poland (On-Site)

Hyderabad, Telangana, India (On-Site)

Sunnyvale, California, United States (On-Site)

Sydney, New South Wales, Australia (On-Site)

Waterloo, Ontario, Canada (On-Site)

View All Jobs

Get notified when new jobs are added by Google

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug