This Design Verification Engineer role focuses on verifying complex security hardware IPs at both IP and subsystem levels. Responsibilities include planning verification strategies, creating and enhancing verification environments using SystemVerilog and UVM, developing coverage measures, debugging tests with design engineers, and collaborating with software, silicon validation, and silicon bring-up teams. The ideal candidate will have experience verifying security blocks, hardware security modules, and crypto blocks, as well as experience with fault injection-based verification. A strong understanding of verification methodologies, SystemVerilog Assertions (SVA), and assertion-based verification is crucial. The role involves working on custom silicon solutions for Google's direct-to-consumer products.