Validate HDL debug tools, test automatically script handling and help customers to clarify issues, even find workaround solutions.
1. MS degree or above with EE or CS background
2. Understand Verilog/VHDL or has 2+ years-experience in HDL design.
3. The experience of HDL simulator/debug tool verification is plus.
4. Familiar with Linux environment or scripts.
Get notifed when new similar jobs are uploaded
Get notified when new jobs are added by Cadence