Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Principal Design Engineer

Karnataka, India (On-site)

Principal Design Engineer

2 Months ago • 6 Years + • Research & Development

About the job

required for this role

Test your skills to join the top 1% applicants for this job

Job Description

Cadence seeks a Principal Design Engineer with 6+ years of experience in custom layout, particularly FinFET technology layouts for 3nm/5nm and 7nm nodes. Experience with high-speed analog mixed-signal layout is desirable. The role involves leading Memory PHY layout design, performing hands-on design of critical analog and high-speed layout blocks, and coordinating with circuit leads and layout teams.

Must have:

Custom Layout
Finfet Technology
3nm/5nm/7nm Nodes
High-Speed Analog

Good to have:

Mixed-Signal Layout
Memory PHY Layout
Circuit Design
Layout Reviews

Perks:

Leadership Opportunities
Impactful Technology

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Candidate should have worked on Finfet technology layouts. Exposure to technology nodes like 3nm/5nm and 7nm is required.

Candidate should have 6+ years of experience in custom layout. Experience on high-speed analog mixed-signal layout is desirable.

Role:

Candidate will own and Lead Major blocks of Memory PHY Layout design.
Candidate would perform hand-on design of critical analog and high-speed layout blocks.
Candidate would co-ordinate design work with Circuit leads, layout contractors and layout team members.
Candidate would participate in layout reviews by presenting and reviewing custom layout designs.