Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow.

Who We Are

The DCAI and Silicon Eng Team (DASE) deliver leadership Xeon products to cloud and datacenter customers through development of industry leading x86 core and differentiated IPs that enhances product performance and competitiveness in both Xeon and AI platforms. IP design group within DCAI designs Coherent Fabric IP, Memory controller, NOC, PCIE and many fundamental building blocks for the Xeon server SOCs.
 

Who You Are

We are seeking an experienced Senior Micro Architect to design, develop, and implement advanced memory coherency fabric systems for next-generation data center and AI chips. This role requires a unique blend of architectural expertise and hands-on RTL coding skills to bring cutting-edge designs to life. The ideal candidate will have a deep understanding of memory subsystem architecture, interconnect protocols, and coherency mechanisms, coupled with a proven ability to implement these designs at the RTL level.

Your responsibilities include but not limited to:

• Architect scalable memory coherency protocols and interconnect topologies to achieve high performance and low latency for data center and AI SoCs.

• Design and implement critical components of the memory fabric microarchitecture, including coherency controllers and interconnect blocks.

• Develop RTL code for core components of the memory fabric, ensuring optimal performance, area, and power trade-offs.

• Work closely with verification teams to create test plans and debug issues arising during pre-silicon validation.

• Collaborate with cross-functional teams (physical design, software, and firmware) to ensure seamless integration of memory fabric systems.

• Analyze system performance, conduct workload modeling, and optimize the architecture for target use cases.

• Mentor junior engineers and contribute to technical reviews and design documentation.

• Stay updated with emerging technologies and trends in memory subsystems, coherency protocols, and AI/ML hardware.

• Strong problem-solving and debugging skills.

• Excellent communication and collaboration abilities.

• Ability to manage and prioritize multiple tasks effectively.