Senior Principal Design Engineer

2 Minutes ago • 10-15 Years

Job Summary

Job Description

The Senior Principal Design Engineer will lead pre and post Silicon Subsystem Prototyping, Validation and Hardware Design for Cadence High Speed SERDES Test chips. Responsibilities include pre-silicon emulation and verification using simulators like NCSIM/Palladium, hardware and subsystem board design, prototyping and firmware development for high-speed Serdes such as PCIe, CXL, UCIe, USB, and Ethernet. They will also lead bring-up, debug, compliance efforts, and system-level characterization. This role offers the opportunity to work on cutting-edge SERDES IPs, gain expertise in SERDES PHY, controllers, and system integration, and deploy solutions in various customer environments.
Must have:
  • 10-15 years experience in Post-Silicon PHY testing
  • 2-3 years of management experience leading engineers
  • Experience in Physical Layer and Protocol Layer SERDES
  • Debug skills using lab equipment like Oscilloscopes
Good to have:
  • Experience leading System testing efforts for SERDES
  • Experience in PCIe/UCIe LTSSM states is a plus
  • 1-2 years of experience in FPGA Design and Schematic design
  • IP/SoC Physical Layer Electrical Validation experience
  • Familiarity with Verilog RTL coding for FPGA

Job Details

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

The Cadence Advantage

  • The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
  • Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
  • The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
  • Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
  • You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day.

JOB Responsilibilities:

BE/BTECH/ME/MTECH


 
The responsibility primarily entails leading pre and post Silicon Subsystem Prototyping, Validation and Hardware Design for Cadence High Speed SERDES Test chips. 
 
What we do :
•            Pre Silicon emulation and Verification of System in NCSIM/Palladium/other Simulators.
•            Hardware and Subsystem Board Design for all the Projects. (HW/SW infrastructure designed within team)
•            Prototyping and Firmware Development for our High Speed Serdes like PCIe, CXL , UCIe, USB ,ethernet.
•            Lead the Bring up, Debug, Compliance efforts and System level Characterization all the way to report release.
•            Engage in interop and Customer Debug.
 
What you'll gain :
•            Chance to work on cutting edge SERDES IP's from Cadence. Refer to Cadence Website for more details on our SERDES IP's.
•            Tremendous learning curve on SERDES PHY, Controllers, Protocol and System integration.
•            Hardware and Subsystem design expertise.
•            Experience in deploying and debugging your Solutions in different customer environments.
 
 
What we are looking for : 
 
Minimum Qualifications:
•            10-15 years (with Btech) or 10 years (with Mtech) experience in Post-Silicon PHY, Systems Interop and Compliance testing.
•            2-3 years of management experience leading/mentoring a small team of engineers 
•            Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES on PCIe/CXL/UCIe/Ethernet.
•            Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers.
 
Preferred Qualifications:
•            Experience leading System testing efforts for SERDES solutions.
•            Experience in PCIe/UCIe LTSSM states is a plus.
•            1-2 years of experience in FPGA Design and Schematic design.
•            1-2 years of IP/SoC Physical Layer Electrical Validation experience is a plus.
•            Familiarity with Verilog RTL coding for FPGA, python,C/C++
•            Good communication skills 
 

Seasoned Systems Validation engineer who can lead SERDES projects (PCIe/CXL/UCIe) and mentor Juniors

We’re doing work that matters. Help us solve what others can’t.

Similar Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Similar Skill Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Jobs in Bengaluru, Karnataka, India

Highspot - Sr. Backend Engineer, Meeting Intelligence

Highspot

Hyderabad, Telangana, India (Hybrid)
7 Months ago
Wind River - Technical Leader - DO178 V&V

Wind River

Bengaluru, Karnataka, India (Hybrid)
4 Weeks ago
Winzo - Data Scientist

Winzo

New Delhi, Delhi, India (On-Site)
1 Month ago
Nagarro - Senior Staff Consultant, UXD

Nagarro

India (Remote)
7 Months ago
Illuminia - Senior Financial Business Systems Analyst II

Illuminia

Bengaluru, Karnataka, India (On-Site)
1 Day ago
ISS Stoxx - Research Associate (Financial Services)

ISS Stoxx

Mumbai, Maharashtra, India (On-Site)
2 Weeks ago
Travel HR Portal - QA Senior Automation

Travel HR Portal

Gurugram, Haryana, India (On-Site)
1 Day ago
Saxo Bank - Post Trade Senior Analyst

Saxo Bank

Gurugram, India (On-Site)
2 Weeks ago
EVitamin Business Consulting   - 3D Artist

EVitamin Business Consulting

Indore, Madhya Pradesh, India (On-Site)
11 Months ago
Synechron - Full Stack Python Developer (Cloud, IoT, Blockchain & Agile Expertise)

Synechron

Pune, Maharashtra, India (On-Site)
2 Weeks ago

Get notifed when new similar jobs are uploaded

Similar Category Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

About The Company

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
View All Jobs

Get notified when new jobs are added by Cadence

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug