The Silicon Bringup and Validation Engineer is responsible for bringing up and validating SOC subsystems in Rivos SOC design. This role requires a deep understanding of state-of-art SOC design, covering physical design, logic, performance, power, and software. Responsibilities include leading an engineering team in designing, implementing, and executing subsystem silicon bringup plans, including functional and performance tests. The role also involves collaborating with cross-functional teams (design, architecture, firmware, software) and vendors for successful integration and validation, debugging issues, and driving improvements in bringup and validation processes.