Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Silicon Digital Design Verification Engineer

California, United States (On-site)

Silicon Digital Design Verification Engineer

1 Hour ago • 5 Years + • Research & Development

About the job

3 skills required for this role

Add these skills to join the top 1% applicants for this job

level-design

python

cross-functional

Job Description

This role involves planning and executing verification of digital and mixed-signal design blocks, understanding design specifications, and collaborating with engineers. Responsibilities include identifying key coverage metrics, designing verification plans, working with cross-functional teams, and building reusable verification infrastructure components. The ideal candidate will have extensive experience in digital verification using SystemVerilog for ASIC designs, developing testbenches, and working with various verification methodologies (UVM, VMM, OVM). Experience with RTL, low power verification, gate-level simulation, formal verification, and mixed-signal designs is preferred. The position requires strong problem-solving skills and the ability to work independently and as part of a team.

Must have:

5+ years experience in digital verification using SystemVerilog for ASIC designs
Experience developing and maintaining DV testbenches, test cases, and environments
Understanding of design specifications and collaboration with design engineers
Identifying key coverage metrics and progress towards tape-out

Good to have:

Experience creating detailed block-level DV strategies and plans
Experience with UVM, VMM, OVM methodologies
RTL, low power, gate level (GLS) and formal verification experience
Mixed signal design and verification experience
Knowledge of analog design basics and SystemVerilog analog modeling
Proficiency in scripting languages (Python, etc.)

Perks:

Bonus
Equity
Benefits

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
5 years of experience leading digital verification using SystemVerilog for ASIC designs.
Experience developing and maintaining design verification (DV) testbenches, test cases, and test environments.

Preferred qualifications:

Experience in creating detailed block-level design verification strategies and plans.
Experience creating or using verification components and environments in methodology (UVM, VMM, OVM).
Experience in RTL, low power (e.g., Unified Power Format or Common Power Format), gate level (GLS) and formal verification techniques.
Experience working with mixed signal (e.g., Analog Mixed Signal and Digital Mixed Signal) designs and mixed mode verification.
Knowledge of analog design basics and experience writing SystemVerilog models of analog blocks using advanced techniques (real-number modeling (RNM), Verilog-AMS, etc.).
Proficiency in one or more scripting languages (Python, etc.)

About the job

Google engineers develop the next-generation technologies that change how users connect, explore, and interact with information and one another. As a member of an extraordinarily creative, motivated and talented team, you develop new products that are used by millions of people. We need our engineers to be versatile and passionate to take on new problems as we continue to push technology forward. If you get excited about building new things and working across discipline lines, then our team might be your next career step.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .

Responsibilities

Plan and execute on the verification of digital and mixed signal design blocks by fully understanding the design specification and interacting with architecture and design engineers to identify important verification scenarios.
Identify and implement key coverage metrics for stimulus and corner-cases to identify verification holes and to show progress towards tape-out.
Design verification and work with stakeholders to come up with detailed execution plans, schedule, dependencies and deliverables.
Work closely with system, software, design, Design for testing (DFT) and physical implementation stakeholders to make technical decisions.
Be the primary point of contact for functional verification for cross-functional teams and lead or drive the building of reusable design verification (DV) infrastructure components.

View Full Job Description

$150.0K - $223.0K/yr (Outscal est.)

$186.5K/yr avg.

Mountain View, California, United States

Upload your resume, increase your shortlisting chances by 80%

About The Company

Google

2744 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.