Rambus seeks a Design & Verification Engineer with 6+ years of experience in Verilog, SystemVerilog, ASIC/VLSI verification, UVM, and experience in multinational companies. The role involves RTL design, verification, and support for PCIe and CXL Controller Soft IP development.