Static Timing Analysis Engineer, FullChip/ASIC Implementation
Job Summary
Job Description
This Static Timing Analysis Engineer role involves delivering System-on-Chip (SoC) Static Timing Analysis, defining SoC timing signoff processes, driving clock tree planning and implementation for optimal energy, performance, and area. Responsibilities include full-chip timing constraint creation and validation, timing signoff checklist criteria, performing full-chip STA, timing ECO creation, and final timing signoff for SoCs. The ideal candidate possesses 5+ years of experience in silicon timing closure and chip integration, proficiency in STA tools (e.g., PrimeTime, Tempus), and experience with full-chip level tapeout signoff requirements. The role contributes to the development of custom silicon solutions powering Google's direct-to-consumer products.
Must have:
- 5+ years experience in silicon timing closure and chip integration
- Proficiency in STA tools (PrimeTime, Tempus)
- Full-chip level tapeout signoff experience
- SoC timing signoff process definition
- Clock tree planning and implementation
Good to have:
- Master's/PhD in Electrical Engineering/Computer Science
- Experience with high-complexity silicon
- Tcl/Perl scripting skills
- Extraction of design parameters and QoR metrics
Perks:
- Bonus
- Equity
- Benefits
2 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of technical experience in silicon timing closure and chip integration.
- Experience with STA signoff constraint authoring for full-chip level, tapeout signoff requirements, checklists, and associated automation.
- Experience in one or more static timing tools (e.g., PrimeTime, Tempus).
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience in extraction of design parameters, QoR metrics, and analyzing data trends.
- Experience with high complexity silicon in state-of-the-art technology process nodes.
- Experience with ASIC design flows and methodology of static timing analysis.
- Effective skills with scripting languages such as Tcl or Perl.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Responsibilities
- Be responsible for delivering System-on-Chip (SoC) Static Timing Analysis.
- Define SoC timing signoff process corners, derates, uncertainties and their tradeoffs.
- Drive clock tree planning and implementation for SoCs to achieve best energy, performance and area.
- Oversee full chip timing constraint creation and validation, timing signoff checklist criteria, perform full chip STA, timing ECO creation, and final timing signoff for SoC’s.
Similar Jobs
FICO
Bengaluru, Karnataka, India (On-Site)
• 19 Hours ago
Riot Games
Dublin, County Dublin, Ireland (On-Site)
• 5 Months ago
Riot Games
Los Angeles, California, United States (On-Site)
• 6 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 6 Months ago
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
NVIDIA
Santa Clara, California, United States (On-Site)
• 3 Weeks ago
NVIDIA
Santa Clara, California, United States (On-Site)
• 1 Month ago
NVIDIA
Hsinchu, Hsinchu City, Taiwan (On-Site)
• 2 Weeks ago
NVIDIA
Hsinchu, Hsinchu City, Taiwan (On-Site)
• 3 Months ago
NVIDIA
Yokne'am Illit, North District, Israel (On-Site)
• 4 Weeks ago
NVIDIA
Shanghai, Shanghai, China (On-Site)
• 1 Month ago
Get notifed when new similar jobs are uploaded
Jobs in San Diego, California, United States
Mountain View, California, United States (On-Site)
• 1 Week ago
Sunnyvale, California, United States (On-Site)
• 1 Week ago
CD PROJEKT RED
Boston, Massachusetts, United States (Remote)
• 1 Week ago
matchgroup
New York, New York, United States (Hybrid)
• 18 Hours ago
WebFX
Harrisburg, Pennsylvania, United States (On-Site)
• 6 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 4 Months ago
Sunnyvale, California, United States (On-Site)
• 5 Months ago
Get notifed when new similar jobs are uploaded
Research & Development Jobs
ByteDance
Seattle, Washington, United States (On-Site)
• 2 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 1 Month ago
![Krafton - [Corp Dev Div.] Investment Team Member (3년~8년)](/_next/image?url=https%3A%2F%2Foutscal-assets.s3.ap-south-1.amazonaws.com%2Fcompany%2Fproduction%2F16-11-2023%2F80ad888d-4837-48d9-8b65-0ffdee910f35.png&w=256&q=50)
NVIDIA
Hsinchu, Hsinchu City, Taiwan (On-Site)
• 3 Months ago
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
