ASIC Design For Testability CAD Engineer, Silicon
Job Summary
Job Description
- 5+ years ASIC DFT experience
- Experience with ATPG, BIST, JTAG, IJTAG
- Proficiency in Tessent
- Scripting for automation (Python/Tcl)
- Subsystem level DFT experience
- Experience with Spyglass-DFT
- DFT for multi-voltage/power domains
- 8+ years of DFT experience
- Automated workflow development
3 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Computer Science, Electronics or Electrical Engineering, or equivalent practical experience.
- 5 years of experience in ASIC design for test including complete silicon life cycle through DFT pattern bring-up on ATE and manufacturing.
- Experience with ATPG, Low Power designs, BIST, JTAG, IJTAG tools and flow.
- Experience with DFT EDA tools (e.g., Tessent).
Preferred qualifications:
- 8 years of experience with DFT Design or CAD.
- Experience with DFT for subsystems with multiple physical partitions.
- Experience with Spyglass-DFT, and DFT Scan constraints, and evaluating STA paths.
- Experience in developing automated workflows using Python and Tcl.
- Experience with workflows related to ATPG, Low Power designs, BIST, JTAG, IJTAG tools and flow.
- Experience with DFT EDA tools like Tessent.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Work with a team of DFT engineers, RTL and Physical Designer Engineers.
- Work on Subsystem level DFT SCAN, MBIST Architecture with multiple voltage, power domains.
- Write scripts to automate the DFT flow.
- Develop tests that can be used for Production in the ATE flow.
Similar Jobs
NVIDIA
ByteDance
Samsung Semiconductor
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
Flying Bark Productions
PlayStation Global
Get notifed when new similar jobs are uploaded
Jobs in Bengaluru, Karnataka, India
Origin Medical Research Lab
Velotio Technologies
Get notifed when new similar jobs are uploaded
Research & Development Jobs
NVIDIA
NVIDIA
NVIDIA
Samsung Semiconductor
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
