RTL Design Lead, Silicon
About the job
SummaryBy Outscal
- Bachelor's degree in EE, CE, CS or equivalent
- 8 years of experience with ASIC digital design
- 4 years of people management experience
- Experience with RTL design using Verilog/System Verilog
- Experience with ARM-based SoCs, interconnects, ASIC methodology
- Master’s degree in EE or CE
- Experience with low power estimation, timing closure, synthesis methodologies
- Experience leading IP/SoC design team for low power SoCs
- Ability to drive multi-generational roadmap for IP/SoC development
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 8 years of experience with digital design in ASIC.
- 4 years of experience in people management.
- Experience with RTL design using Verilog/System Verilog and microarchitecture.
- Experience with ARM-based SoCs, interconnects, and ASIC methodology.
Preferred qualifications:
- Master’s degree in Electrical Engineering or Computer Engineering.
- Experience with methodologies for low power estimation, timing closure, and synthesis.
- Experience leading IP/SoC design team for low power SoCs.
- Ability to drive a multi-generational roadmap for IP/SoC development.
About the job
Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.
Responsibilities
- Lead a team that delivers fabric interconnect IP, platforms, and subsystems.
- Drive multi-generation roadmap for design optimization.
- Define micro-architecture details (e.g., interface protocol, block diagram, data flow, pipelines, etc.).
- Oversee RTL development, debug functional, and performance simulations.
- Participate in synthesis, timing/power estimation, and Field-Programmable Gate Array/silicon bring-up.
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
