This role involves SOC physical design, from unit level to chip level. You will be responsible for P&R, timing, floorplan, clocking, electrical analysis, and power. Experience with synthesis, place & route, and scripting languages like Unix, Perl, Python, and TCL is required. Knowledge of device physics and deep sub-micron technologies is preferred.