As a Mixed-Signal Model Verification Engineer, your primary responsibility will be to verify mixed-signal behavioral models created using SystemVerilog. This involves developing self-checking testbenches to simulate the models against the circuits they represent, ensuring their accuracy. You will conduct functional testing against the specifications and create assertions to identify illegal operating conditions. Furthermore, you will assist in setting up and executing static flows such as formal logical equivalence, linting, and timing checks. Your contributions will be crucial in streamlining and automating these flows across mixed-signal design teams. The goal is to ensure the models function correctly and efficiently within the larger design process.
Must Have:
Verifying mixed-signal behavioral models
Creating self-checking testbenches in SystemVerilog
Functional testing against specifications
Creating assertions to flag illegal operating conditions
Setting up and running static flows (formal, linting, timing)
Add these skills to join the top 1% applicants for this job
functional-testing
In this job you will be responsible for verifying mixed-signal behavioral models written in SystemVerilog. The verification process will involve creating self-checking testbenches to simulate models against the circuits they were derived from. It will also involve functional testing of the model against the specification and creating assertions to flag illegal operating conditions. You will additionally help setup and run various static flows like formal logical equivalence, linting, and timing checks. You will also contribute to the streamlining and automation of these flows across mixed-signal design teams.
Set alerts for more jobs like Mixed-Signal Model Verification Engineer
Set alerts for new jobs by Apple
Set alerts for new Software Development & Engineering jobs in United States
Set alerts for new jobs in United States
Set alerts for Software Development & Engineering (Remote) jobs