IC Design Engineer (STA)

8 Minutes ago • 3 Years + • $120,000 PA - $192,000 PA

Testing

Job Description

Broadcom is seeking a senior STA engineer to contribute to constraint development, validation, and timing closure for mission-critical IP and ASIC blocks in advanced technology nodes. Responsibilities include developing and validating timing constraints, performing STA, defining signoff methodologies, conducting pre-route checks, automating processes with scripting, and driving timing closure for complex designs.

Good To Have:

Post-graduate coursework may be desirable (for Bachelors level).

Must Have:

Develop and validate timing constraints for intricate SoC designs.
Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus).
Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
Conduct pre-route timing checks and quality of results (QoR) analysis.
Automate timing analysis processes using scripting languages such as Tcl or Perl.
Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
Ensure compliance with timing signoff checklists and criteria.
Generate timing ECO's for timing closure.
Drive timing closure for complex IP and ASIC blocks.
Experience with high-complexity silicon in advanced technology nodes.
Familiarity with timing constraint development for hierarchical designs.
Knowledge of clock tree planning and implementation for SoCs.
Experience with timing ECO creation and final timing signoff.
Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
Proficiency in using synthesis tools (DC-T, Genus).
Strong understanding of ASIC design flows, including RTL and place-and-route.
Bachelors and 8+ years of related experience; or Masters degree and 6+ years of related experience; or PhD and 3+ years of related experience.

Perks:

Discretionary annual bonus
Equity in accordance with equity plan documents and equity award agreements
Medical plan
Dental plan
Vision plan
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Paid Family Leave (follows applicable laws)
Other leaves of absence (follows applicable laws)

Add these skills to join the top 1% applicants for this job

team-management

communication

game-texts

perl

Job Description:

Broadcom is looking for a senior STA engineer. In this role, you will be contributing to constraint development, constraint validation and timing closure of mission critical IP and ASIC blocks in advanced technology nodes

Responsibilities Include:

Develop and validate timing constraints for intricate SoC designs.
Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus).
Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
Conduct pre-route timing checks and quality of results (QoR) analysis.
Automate timing analysis processes using scripting languages such as Tcl or Perl.
Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
Ensure compliance with timing signoff checklists and criteria.
Generate timing ECO's for timing closure
Drive timing closure for complex IP and ASIC blocks

Qualifications:

Experience with high-complexity silicon in advanced technology nodes.
Familiarity with timing constraint development for hierarchical designs.
Knowledge of clock tree planning and implementation for SoCs.
Experience with timing ECO creation and final timing signoff.
Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
Proficiency in using synthesis tools (DC-T, Genus)
Strong understanding of ASIC design flows, including RTL and place-and-route.
Excellent problem-solving skills and attention to detail.
Effective communication and teamwork abilities.
Bachelors and 8+ years of related experience; at this level post-graduate coursework may be desirable or Masters degree and 6+ years of related experience or PhD and 3+ years of related experience

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library and check out our Connected by Broadcom series.

Set alerts for more jobs like IC Design Engineer (STA)

Set alerts for new jobs by broadcom

Set alerts for new Testing jobs in United States

Set alerts for new jobs in United States

Set alerts for Testing (Remote) jobs