The Position Description are:
- Assist in Cadence hierarchical solution area development and validation.
- Validate and maintain comprehensive hierarchical solution unit and flow test cases for Innovus Digital Implementation System.
- Develop test suites of the new features of hierarchical functional/flow solution.
The Position Requirements are:
- MS in microelectronics, EE and related majors.
- Digital IC design knowledge is necessary, statistic timing analysis knowledge is a strong plus.
- Unix System knowledge, vi/TCL/TK/CSH/Perl will be plus.
- Good communication in English and Chinese, good confidence and self-motivation.
Prefer to work 3-4 days per week for 6+ months.