SoC Director

undefined ago • 8 Years +

Job Summary

Job Description

Intel’s CTO AI Group is at the forefront of Intel’s AI strategy, shaping strategy, systems, software, and silicon to advance AI. This role is for an experienced Silicon Development Engineer to lead architecture/micro-architecture definition and design of complex System-on-Chip (SoC) solutions. It requires extensive understanding of SoC Architecture, Digital IP, and Network-on-Chip Interconnect design, along with pre/post-silicon debug expertise. The successful candidate will define and implement chassis architectures for advanced high-compute/performance SoCs, driving breakthroughs and solving real-world AI challenges.
Must have:
  • Lead architecture/micro-architecture definition for advanced high performance SoCs, including chiplet-based designs supporting high throughput die to die coherency.
  • Define and implement a scalable & high compute Chassis architecture for AI based consumer and server SoCs
  • Drive micro-arch and design for high PPA solutions with optimised clock, reset, power for high compute SoC designs.
  • Define end-to-end QoS solutions for multiple traffic class systems and implement low-latency, Head of Line blocking-free high throughput networks with complete freedom from interference
  • Oversee SoC Chassis architecture, including Fabrics, SMMU & Access control
  • Define Coresight compliant Debug and trace architecture for the chassis & SoC
  • Work with design team to manage full-chip implementation of SoCs, encompassing Interconnect, SMMUs, Reset, Clocking, IO Mux, Debug-Trace, and High-Speed & Low speed IO Peripherals
  • Work with Physical design teams to define the right SoC/Chassis partitioning, floor planning for a highly scalable SoC solution
  • Drive project management, leading functional teams, and managing cross-functional multi-site projects.
Good to have:
  • Strong understanding of latest DIE2DIE interfaces like UCIE & high-speed peripherals (PCIE) & Low speed peripherals (UART, SPI, CAN)
  • Solid knowledge of Multi-core infrastructure & IPC communication for efficient & performance SoC
  • Proficiency with Simulation, Validation, and Signoff tools (IUS, Verdi, CDC, RDC, Lint)
  • Experience with 3nm chiplet-based SoC & chassis architecture
  • Familiarity with UCIE based chiplet designs
  • Hands-on experience with AMBA/CHI/UCIE/PCIE compliant High throughout interconnects
  • Prior experience in leading microarchitecture and design for consumer/wireless/automotive/Server HPC SoCs
  • Proven track record of defining and implementing low power, isolation & power management architectures
  • Experience with third-party IP evaluation and liaison
  • Demonstrated experience in leading Digital IP teams and function lead roles

Job Details

Job Description:

About the CTO AI Group

Intel’s CTO AI Group is at the forefront of Intel’s AI strategy. We shape the strategy, systems, software, and silicon to move AI from potential to performance. Our team reaches across the company to drive AI forward – joining an agile, innovation-first culture with Intel’s massive scale to deliver leading-edge breakthroughs and solve real-world AI challenges. Together, we’re not just advancing AI — we're engineering it.

About the Role

We are seeking an exceptionally motivated and experienced Silicon Development Engineer to lead the architecture/micro-architecture definition and design of complex System-on-Chip (SoC) solutions. This role demands extensive understanding of SoC Architecture, Digital IP, and Network-on-Chip Interconnect design, coupled with significant pre/post-silicon debug expertise. The successful candidate will be instrumental in defining and implementing chassis architectures for advanced high-compute/performance SoCs.

Key Responsibilities:

  • Lead architecture/micro-architecture definition for advanced high performance SoCs, including chiplet-based designs supporting high throughput die to die coherency.
  • Define and implement a scalable & high compute Chassis architecture for AI based consumer and server SoCs
  • Drive micro-arch and design for high PPA solutions with optimised clock, reset, power for high compute SoC designs.
  • Define end-to-end QoS solutions for multiple traffic class systems and implement low-latency, Head of Line blocking-free high throughput networks with complete freedom from interference
  • Oversee SoC Chassis architecture, including Fabrics, SMMU & Access control
  • Define Coresight compliant Debug and trace architecture for the chassis & SoC
  • Work with design team to manage full-chip implementation of SoCs, encompassing Interconnect, SMMUs, Reset, Clocking, IO Mux, Debug-Trace, and High-Speed & Low speed IO Peripherals
  • Work with Physical design teams to define the right SoC/Chassis partitioning, floor planning for a highly scalable SoC solution
  • Drive project management, leading functional teams, and managing cross-functional multi-site projects.

Qualifications:

Minimum Qualifications

BS in electrical engineer or computer science with 12+ years of experience

8+ Years of in silicon development engineering, with a strong focus on complex SoC Architecture.

5+ years of experience in experience in pre/post silicon debug.

5+ Years of experience with Memory & High-Speed interfacing

Deep understanding of Full chip System bus/fabric architecture (Coherent & Non-coherent).

Proven expertise in building SoCs with complex traffic class system with real time high throughput traffic management.

Strong background in Synthesis & Timing Analysis (Design Compiler/Primetime).

Experience with SOC Partitioning & Floor planning & strong awareness of technology nodes.

Preferred Qualifications

Strong understanding of latest DIE2DIE interfaces like UCIE & high-speed peripherals (PCIE) & Low speed peripherals (UART, SPI, CAN)

Solid knowledge of Multi-core infrastructure & IPC communication for efficient & performance SoC (looks good)

Proficiency with Simulation, Validation, and Signoff tools (IUS, Verdi, CDC, RDC, Lint).’’ (looks good)

Experience with 3nm chiplet-based SoC & chassis architecture.

Familiarity with UCIE based chiplet designs.

Hands-on experience with AMBA/CHI/UCIE/PCIE compliant High throughout interconnects.

Prior experience in leading microarchitecture and design for consumer/wireless/automotive/Server HPC SoCs.

Proven track record of defining and implementing low power, isolation & power management architectures.

Experience with third-party IP evaluation and liaison

Demonstrated experience in leading Digital IP teams and function lead roles.

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location:

India, Bangalore

Additional Locations:

Business group:

As a member of the Chief Technology Office, Artificial Intelligence, and Network and Edge Group (CTO AI NEX), you will be committed to strategically penetrating the AI market by delivering disruptive and transformative solutions. Your focus will be on leveraging technology innovation and incubation to drive commercial success, ensuring that advancements create significant value. The team is dedicated to driving the software-defined transformation of the world's networks profitably, setting new standards for efficiency and connectivity. Through these priorities, you aim to lead the way in technological evolution and redefine the future of global networks.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Similar Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Similar Skill Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Jobs in Bengaluru, Karnataka, India

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Similar Category Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

About The Company

Visit our Careers at Intel site and discover how it is to work here. Search jobs, get to know employees and learn more about benefits at Intel:

Santa Clara, California, United States (On-Site)

Hillsboro, Oregon, United States (On-Site)

India (Remote)

Phoenix, Arizona, United States (On-Site)

Phoenix, Arizona, United States (On-Site)

Bengaluru, Karnataka, India (On-Site)

Bengaluru, Karnataka, India (On-Site)

Austin, Texas, United States (On-Site)

Petah Tikva, Center District, Israel (On-Site)

View All Jobs

Get notified when new jobs are added by Intel

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug