STA Backend Engineer

6 Months ago • 3-6 Years
Research Development

Job Description

NVIDIA seeks experienced STA Physical Design Engineers for its Networking Silicon team. Responsibilities include STA analysis of blocks/top-level designs, resolving timing and congestion issues, generating constraints and models, and contributing to timing ECO generation. The role involves working on high-cell count and high-speed designs, targeting optimal power, area, and performance. Experience with physical design flows, EDA tools (Synopsys, Cadence), and strong communication skills are essential. The position offers the opportunity to work on groundbreaking chip designs within a challenging and collaborative environment.
Good To Have:
  • Knowledge of physical design flows
  • Familiarity with Synopsys and Cadence tools
Must Have:
  • STA analysis of blocks/top level
  • Resolve complex timing/congestion problems
  • Generate constraints and timing ECOs
  • Experience with physical design EDA tools
  • 3-6 years STA engineering experience
  • BSc in Electrical/Computer Engineering

Add these skills to join the top 1% applicants for this job

communication
networking

NVIDIA is looking for best-in-class STA Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you will be doing:

  • STA analysis of blocks/top-level according to specifications under challenging constraints targeting for the best power, area, and performance.

  • Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.

  • Daily work involves all aspects of static timing analysis - constraints, environment, models generation and timing ECO generation for block level and full chip level.

  • Taking part inflows development.

What we need to see:

  • B.SC. in Electrical Engineering/Computer Engineering.

  • 3-6 years of experience as STA engineer.

  • Ability to quickly adapt to new technology and go deep into new areas

  • Strong communication skills

  • Great teammate.

  • Drive new solutions based on any issues that arise

Ways to stand out from the crowd:

  • Knowledge in physical design flows and methodologies (PNR, STA, physical verification).

  • Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.).

NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

Set alerts for more jobs like STA Backend Engineer
Set alerts for new jobs by NVIDIA
Set alerts for new Research Development jobs in Romania
Set alerts for new jobs in Romania
Set alerts for Research Development (Remote) jobs

Contact Us
hello@outscal.com
Made in INDIA 💛💙