Community

Home >

Jobs >

CPU RTL Design Manager, Silicon

California, United States (On-site)

CPU RTL Design Manager, Silicon

2 Months ago • 10-16 Years • Research & Development • $221,000 PA - $314,000 PA

About the job

2 skills required for this role

Add these skills to join the top 1% applicants for this job

front-end

innovation

Job Description

As a CPU RTL Design Manager at Google, you will play a pivotal role in developing custom silicon solutions for Google's consumer products. Your expertise in high-performance CPU or AI accelerator logic/RTL design will be crucial in shaping the next generation of hardware experiences. You will contribute to all phases of CPU subsystem designs, from design specification to productization, including integration into System on a Chips (SoC). This involves proposing performance-enhancing micro-architecture features, collaborating with various teams for trade-off studies, and ensuring designs meet performance, power, and area (PPA) goals. You will also work closely with verification, physical design, and power teams to achieve optimal results.

Must have:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
10 years of experience in high-performance CPU or AI accelerator logic/RTL design
6 years of experience in people management
Experience with HDL language and front-end design methodology
Experience with CPU or AI accelerator integration with SoC

Good to have:

Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field
Experience leading front-end design for modern processor components or AI accelerators
Experience with ARM Instruction Set Architecture
Experience with SoC design, architect, and integration

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
10 years of experience in high-performance CPU or AI accelerator logic/RTL design including micro-architecture definition and PPA optimizations.
6 years of experience in people management, developing employees.
Experience with HDL language and front-end design methodology.
Experience with CPU or AI accelerator integration with SoC.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
Experience leading front-end design for modern processor components or AI accelerators.
Experience with ARM Instruction Set Architecture.
Experience with SoC design, architect, and integration.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will contribute to all phases of designs of
Central Processing Unit (CPU) subsystems from design specification to productization, including integration into goal System on a chips (SoC).

Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.

The US base salary range for this full-time position is $221,000-$314,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .

Responsibilities

Develop CPU subsystem front-end designs, emphasizing micro-architecture and RTL design for the next generation CPU.
Propose performance enhancing micro-architecture features, and work with Software, Architect, and Performance teams for trade-off studies.
Deliver designs meeting Performance, Power, Area (PPA) goals with production quality and become familiar with modern techniques, interpret the techniques into design constructs, and languages in order to provide guidance to and participate in the performance evaluation effort.
Work with the Verification team to ensure production of quality designs, and the physical design and power teams to meet frequency, power, and area goals.

View Full Job Description

$221.0K - $314.0K/yr (Outscal est.)

$267.5K/yr avg.

Mountain View, California, United States

Upload your resume, increase your shortlisting chances by 80%

About The Company

Google

1263 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.