Frontend Engineer

Cadence is seeking a Frontend Engineer to provide key technical support in digital IC design implementation. The role requires strong hands-on experience with RTL-to-GDSII design methodology, including challenging low-power designs. Responsibilities include logic equivalence checking, logic synthesis, RTL debug, timing and power analysis, and familiarity with synthesis flow and backend implementation. Candidates should have a Master's or Bachelor's degree with 3+ years of experience in IC design, electronic engineering, or computer science, along with programming language knowledge and debugging skills for formal and static check tools.

Must Have

• Provide key technical support in digital IC design implementation
• Strong ability and hands-on experience in RTL-to-GDSII design methodology
• Experience with challenging low power designs
• Real design experience including logic equivalence checking and logic synthesis
• Rich experience for RTL debug, RTL timing and power analysis
• Rich experience for Synthesis flow and backend implementation
• Master/Bachelor's degree and 3+ years’ experience in IC design, electronic engineering or computer science applications
• Working knowledge of one or more programming languages
• Ability to debug logic equivalent checking issues with formal tools (LEC)
• Ability to understand low power design with UPF, IEEE1801, CPF
• Knowledge or experience in debugging low power design issues with static check tools (CLP)
• Experience in STA flow

Good to Have

• Eager to learn new technologies and willing to promote new technologies to customers
• Effective communication and soft skills
• Knowledge or experience in RTL coding

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

1.To provide key technical support in digital IC design implementation.

2.To demonstrate strong ability and to be hands-on in RTL-to-GDSII design methodology, including both challenging low power designs.

3.Have real design experience including logic equivalence checking, logic synthesis,

4.Have rich experience for RTL debug, RTL timing and power analysis.

5: Rich experience for Synthesis flow, and be familiar with backend implementation

Position Requirements:

1.Master/Bachelor's degree is essential and 3+ years’ experience in IC design, electronic engineering or computer science applications.

2. Eager to learn new technologies, and willing to promote new technologies to customers

3.Requires working knowledge of one or more programming languages, and effective communication and soft skills.

4.Ability to debug all kinds of logic equivalent checking issues with formal tools(LEC, etc).

5.Ability to understand the low power design with UPF, IEEE1801, CPF,etc.

6.Have knowledge or experience in debugging the low power design issue with static check tools(ie. CLP ,etc).

7.Have experience in STA flow.

8.Have knowledge or experience in RTL coding is Plus.

We’re doing work that matters. Help us solve what others can’t.

About Us

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.