Static Timing Analysis Staff Engineer

Marvell's Custom Cloud Solutions Business Unit (CCS) seeks a Static Timing Analysis Staff Engineer. This role involves developing cutting-edge semiconductor solutions, focusing on AI, data movement, memory/storage, and networking. Responsibilities include synthesis, place and route, clock tree synthesis, physical verification, timing analysis, and closure on complex logic blocks. The engineer will also implement timing and logic ECOs, collaborate with the RTL design team, and resolve partition/chip-level issues within a collaborative environment.

Must Have

• Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 3-5 years of professional experience, or Master’s/PhD with 2-3 years of experience.
• Perform synthesis, place and route, clock tree synthesis, routing, power-signal integrity, physical verification, timing analysis and closure on logic blocks.
• Develop and implement timing and logic ECOs.
• Collaborate with RTL design team to drive modifications addressing congestion and timing issues.
• Resolve partition and chip-level issues.

Good to Have

• Partition-level / multi-hierarchy experience

Perks & Benefits

• Flexible time off
• 401k
• Year-end shutdown
• Floating holidays
• Paid time off to volunteer

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell’s Custom Cloud Solutions Business Unit (CCS) develops cutting-edge semiconductor solutions in the most advanced technologies. Our focus is on solving the most difficult design problems in the areas of AI, data movement, memory/storage, switch, networking, security, and other infrastructure applications. Your tasks will include performing synthesis, place and route, clock tree synthesis, routing, power-signal integrity, and physical verification as well as timing analysis and closure on multiple intermediate and complex logic blocks with IP challenges. You will play a crucial role in developing and implementing timing and logic ECOs, collaborating closely with the RTL design team to drive modifications that address congestion and timing issues. This role will expose you to partition and chip-level issues to resolve. This position provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell.

What You Can Expect

The Marvell Physical Design team is located in our Santa Clara, CA office, and has a long history of successful design tapeouts in advanced process nodes. Our team is made up of both newer and more experienced engineers with a broad depth of physical design engineering experience. Being a part of our team will give you a chance to work on many different aspects of the chip design process, while working alongside some of the best engineers in the industry. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor and data center chips in a leading-edge CMOS process technology.

What We're Looking For

• Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-3 years of experience or equivalent professional experience in lieu of a formal degree
• Candidate should have good knowledge on PnR and have handled complex blocks using latest technology nodes like 7nm, 5nm, 3nm
• Should have exposure in multiple tool usage across Cadence/Synopsys platforms: Innovus/FC
• Knowledge of static timing analysis and synthesis
• Skilled knowledge on scripting language i.e. Python, Tcl, Perl
• Effective communication, verbal, and written skills
• Partition-level / multi-hierarchy experience is a plus

Expected Base Pay Range (USD)

105,470 - 158,000, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.

Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-VM1