Associate Staff Engineer - AMS Verification

undefined ago • 10-15 Years • Software Development & Engineering

Job Summary

Job Description

The position involves design verification of next generation IP’s /SoC’s with emphasis on verifying and signing off performance and power along with functionality by developing the needed RNM models. This role requires understanding and working on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS. Candidate will interact closely with Design, SoC, Validation, Synthesis & PD teams for design convergence and take ownership of IP/Block/SS verification.
Must have:
  • Work in AMS Verification domain with relevant experience in mixed signal SOCs or subsystems/IPs.
  • Proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools.
  • Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles.
  • Familiarity with behavioral modeling (Verilog-D, Verilog-A or Verilog-AMS).
  • Experience working on AMS Verification on multiple SOC’s or sub-systems.
  • Good knowledge of analog and mixed signal electronics, test-plan development, tools and flows.
  • Develop and execute top-level test cases, self-checking test benches and regressions suites.
  • Verifying of block-level and chip-level functionality and performance.
  • 10-15 years in Industry & Bachelor or Master’s degree in Electrical and/or Computer Engineering.
  • Proficient in at least one of the following languages: Verilog, SystemVerilog, VerilogAMS.
  • Strong understanding of analog circuits, digital design processes, and top-level integration.
  • Basic knowledge of PMIC and DC-DC converters.
  • Excellent simulation debugging skills.
  • Proficient in Unix environment and shell scripting, with a basic understanding of Python.
Good to have:
  • Leading AMS projects
  • Previous analog design experience
  • SV and UVM testbench development/modifications (mixed signal)
  • Perl
  • Skill
  • Python
  • Tcl
  • UVM and assertion knowledge
  • Mentoring skills
  • Exceptional problem-solving skills
  • Good written and oral communication skills
Perks:
  • Equity Rewards (RSUs)
  • Employee Stock Purchase Plan (ESPP)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

Job Details

The position involves design verification of next generation IP’s /SoC’s with emphasis on verifying and signing off performance and power along with functionality by developing the needed RNM models . This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS . Candidate will require close interactions with Design, SoC , Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification.

Responsibilities:

  • To work in AMS Verification domain with relevant experience in mixed signal SOCs or subsystems/IPs.
  • Leading a project for AMS requirements is a value add.
  • Proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools
  • Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus.
  • Candidate should be familiar with the concepts of behavioral modeling - both digital (Verilog-D) and analog (Verilog-A or Verilog-AMS)
  • Experience in SV and UVM testbench development/modifications from mixed signal perspective is a plus
  • Functional knowledge of analog and mixed signal building blocks, such as comparators, op-amps, switched cap circuits, various types of ADCs and DACs, current mirrors, charge pumps, and regulators is expected
  • Experience working on AMS Verification on multiple SOC’s or sub-systems
  • Working knowledge of Perl / Skill/ Python/Tcl or other scripting relevant language is a plus
  • Candidate should have ability to lead a project team, and work collaboratively in a multi-site development environment
  • Delivery oriented, Passionate to learn and explore, Transparent in communication, Flexibility related to project situations
  • Candidates should have a good knowledge of analog and mixed signal electronics, test-plan development, tools and flows.
  • Develop and execute top-level test cases, self-checking test benches and regressions suites
  • Developing and validating high-performance behavior models
  • Verifying of block-level and chip-level functionality and performance
  • Team player with good communication skills and previous experience in delivering solutions for a multi-national client
  • Tool suites : Predominantly analog (Cadence - Virtuoso). SPICE simulator experience
  • Fluent with Cadence-based flow- Create schematics, Simulator/Netlist options etc.
  • Ability to extract simulation results, capture in a document and present to the team for peer review
  • Supporting silicon evaluation and comparing measurement results with simulations
  • UVM and assertion knowledge would be an advantage

Minimum Qualifications:

  • 10-15 years in Industry & Bachelor or Master’s degree in Electrical and/or Computer Engineering
  • Proficient in at least one of the following languages: Verilog, SystemVerilog, VerilogAMS.
  • Strong understanding of analog circuits, digital design processes, and top-level integration.
  • Basic knowledge of PMIC and DC-DC converters.
  • Excellent simulation debugging skills, with the ability to analyze waveforms and identify issues in schematics, models, or RTL.
  • Proficient in Unix environment and shell scripting, with a basic understanding of Python.

Preferred Qualifications:

  • Mentoring skills
  • Exceptional problem-solving skills
  • Good written and oral communication skills

Benefits & Perks :

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Equity Rewards (RSUs)
  • Employee Stock Purchase Plan (ESPP)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

Similar Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Similar Skill Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Jobs in Hyderabad, Telangana, India

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Software Development & Engineering Jobs

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

About The Company

At Silicon Labs, we hire and empower great talent to achieve their full potential. By offering challenging projects, technical mentorship, and continuous learning opportunities, we ensure our employees thrive at every stage of their careers. Here, you’ll work alongside some of the industry’s brightest minds, tackling complex problems that deepen your expertise and expand your horizons.

Hyderabad, Telangana, India (On-Site)

Hyderabad, Telangana, India (On-Site)

Austin, Texas, United States (On-Site)

Hyderabad, Telangana, India (On-Site)

Budapest, Hungary (On-Site)

Austin, Texas, United States (On-Site)

Hyderabad, Telangana, India (On-Site)

Singapore (On-Site)

View All Jobs

Get notified when new jobs are added by Silicon Labs

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug