CPU Core Validation Engineer

2 Months ago • 5 Years +

Quality Assurance

Job Description

As a CPU Core Validation Engineer, you will join the CPU Validation team focusing on validating CPU core pipeline architecture and micro-architecture features. Your responsibilities include developing detailed test plans based on IP architecture and micro-architecture features, collaborating with CPU design and verification teams for CPU bring-up and functional validation test plans. You will also develop validation methodologies and test content for pre-Silicon emulation and post-Silicon validation, assist with SOC bring-up and software teams for CPU core feature bring-up, and perform end-to-end validation. Triage and debug Silicon failures, develop test content and strategies for CPU silicon validation, and work with CPU verification teams to reproduce silicon failures on emulators and FPGAs. Additionally, you will suggest and architect new debug features to the design team for future CPU bring-ups.

Good To Have:

Understand microprocessor architecture (Cache Coherence, Memory ordering, Prefetching, etc.)
Knowledge of Random Instruction Sequencing (RIS)
Experience writing test plans and assembly code
Ability to develop and work independently on design blocks

Must Have:

5+ years experience in CPU core validation
3+ years experience in Silicon Validation and bring up
Implement embedded firmware in assembly, C/C++
Experience with software toolchain (assemblers, C compilers, Makefiles, source code control)
Develop detailed test plans

Add these skills to join the top 1% applicants for this job

cpp

game-texts

test-coverage

Job Description

As a “CPU Core Validation Engineer” you would be part of CPU Validation team in CPU org working on validation of CPU core pipeline arch and micro arch features.

Roles and Responsibilities:
Develop detailed test plan considering the IP arch and uarch features.
Work with CPU design and verification teams to develop CPU bring up and functional validation test plans for the IP owned.
Develop validation methodology and test contents to exercise on emulators during pre-Si phase and on Silicon.
Work with SOC bring up teams, software teams to plan CPU core features bringup and end to end validation.
Triage and debug failures on Silicon.
Develop test contents and testing strategies to assist validation of CPU on silicon.
Work with CPU verification teams to reproduce silicon fails on emulators and FPGAs.
Work with design team to suggest, architect new debug features to improve future CPU bringup’s.

Minimum Requirements:
BA/BS degree in CS/EE with 5+ years’ experience.
3+ Experience in Silicon Validation and bring up.
Implementation of assembly, C/C++ language embedded firmware
Experience with software tool chain including assemblers, C compilers, Makefiles, and source code control tools.
Preferred Requirements:
Good understanding of micro-processor architecture, in domains such as: Cache Coherence, Memory ordering and Consistency, Prefetching, Branch Prediction, Renaming, Speculative execution, and Address Translation/Memory Management.
Knowledge of Random Instruction Sequencing (RIS) and testing a given design, at the Block/Unit-level and Subsystem/Chip-level for proving correctness.
Experience in writing Test plans and Assembly code.
Ability to develop and work independently on a block/unit of the design.