DFT Architect with 15+ years of experience in defining DFT Architecture, methodology flow, and DFT implementation verification plan. Must have end-to-end DFT execution experience, proficiency in Siemens Tessent/Cadence Modus, and expertise in VCS simulation, Perl/Shell scripting, and Verilog RTL design. Prior experience with DFT timing closure is critical.
Good To Have:
VCS Simulation
Perl/Shell
Verilog RTL
DFT Timing
Must Have:
DFT Architecture
DFT Methodology
Siemens Tessent
Cadence Modus
Add these skills to join the top 1% applicants for this job
shell
loopback
perl
communication
test-coverage
About the job
Technical Skills:
15+ Years of experience.
As a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan.
The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup.
The candidate will meet regularly with other functional team members such as Architects, Verification Engineers, Physical Designers, CAD Engineers, SoC Design Engineers, Product Engineers and Program Management to ensure successful and timely project completion.