IP Design Verification Engineer

31 Minutes ago • 7 Years +
Quality Assurance

Job Description

Performs functional verification of IP logic, developing verification plans, test benches, and environments. Executes plans, defines and runs system simulation models to verify design, analyze power and timing, and debug issues. Collaborates with architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. Documents test plans and maintains verification infrastructure.
Good To Have:
  • Knowledge of AI/ML integration in verification workflows.
  • Familiarity with Formal methodology and tools.
  • Experience debugging RTL failures.
  • Open mind and an unparalleled ability to learn new design and verification methodologies.
Must Have:
  • Perform functional verification of IP logic to meet specification requirements.
  • Develop IP verification plans, test benches, and verification environments.
  • Execute verification plans and run system simulation models to verify design.
  • Replicate, root cause, and debug issues in the presilicon environment.
  • Collaborate with architects, RTL developers, and physical design teams.
  • Minimum 7 years of experience in the verification domain.
  • Experience with Specman and/or SV languages.
  • Experience with industry-standard EDA tools and simulation environments.
  • High programming and debugging skills.
  • Knowledge of Digital Integrated Circuits and Hardware Description Languages (VHDL/Verilog).
  • Knowledge of scripting tools and languages (Perl, Python).
  • Knowledge of development tools (DVT, versioning tools).
  • Proficiency with OOP (C++, Java).

Add these skills to join the top 1% applicants for this job

communication
problem-solving
oops
cpp
game-texts
python
perl
java

Job Description:

Performs functional verification of IP logic to ensure design will meet specification requirements. Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs. Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates with architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Maintains and improves existing functional verification infrastructure and methodology. Participates in the definition of verification infrastructure and related TFMs needed for functional design verification.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Graduate Computer Science/Electronics/Mathematics
  • Minimum 7 years of experience in verification domain, e (Specman) and/or SV languages
  • Experience with industry-standard EDA tools and simulation environments
  • High programming and debugging skills
  • Knowledge of Digital Integrated Circuits
  • Knowledge of Hardware Description Languages (VHDL/Verilog) desired
  • Knowledge of scripting tools and languages (Perl, python)
  • Knowledge of development tools (DVT, versioning tools)
  • Proficiency with OOP (C++, Java)
  • Good communication skills and strong interpersonal skills

Preferred Qualifications:

  • Knowledge of AI/ML integration in verification workflows
  • Familiarity with Formal methodology and tools
  • Debugging RTL failures
  • Open mind and an unparalleled ability to learn a new design and new verification methodologies.

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Job Type:

Experienced Hire

Shift:

Shift 1 (Romania)

Primary Location:

Virtual Romania

Additional Locations:

Business group:

The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role is available as a fully home-based and generally would require you to attend Intel sites only occasionally based on business need. However, you must live and work from the country specified in the job posting, in which Intel has a legal presence. Due to legal regulations, remote work from any other country is unfortunately not permitted. * Job posting details (such as work model, location or time type) are subject to change.

Set alerts for more jobs like IP Design Verification Engineer
Set alerts for new jobs by Intel
Set alerts for new Quality Assurance jobs in Romania
Set alerts for new jobs in Romania
Set alerts for Quality Assurance (Remote) jobs
Contact Us
hello@outscal.com
Made in INDIA 💛💙