This role involves advanced SoC block or fullchip level implementation, covering hierarchical partition, floorplan, Synthesis, APR, Physical Verification, Power Integrity, and timing Signoff/ECO. The engineer will analyze and optimize timing and congestion using SDC/STA skills and advanced CTS techniques, as well as dynamic and leakage power with low power methodologies. Responsibilities also include top-level IO/bump/RDL routing, fullchip physical verification with advanced process nodes, and scripting for efficiency.