R&D Engineer IC Design

1 Hour ago • 6 Years +
Design

Job Description

The R&D Engineer IC Design will work on various phases of SoC DFT activities for Broadcom APD's designs, including DFT Architecture, test insertion, verification, pattern generation, coverage improvement, post-silicon debug, and yield improvement. The role involves collaborating with Physical Design & STA teams for DFT mode timing closure and may include direct interaction with external customers. Candidates need in-depth DFT knowledge, experience in ATPG, MBIST, JTAG, and strong problem-solving skills.
Good To Have:
  • Expertise in scripting languages such as perl, shell, etc.
  • Experience with Mentor Graphics DFT tools (TestKompress, Fastscan) or Synopsys DFT tools (DFTMax, Tetramax)
Must Have:
  • Work on SoC DFT related activities (DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement)
  • Meet product test metrics
  • Work with Physical Design & STA team for DFT mode timing closure
  • In-depth knowledge of DFT concepts
  • Experience in ATPG, MBIST & JTAG
  • Experience in DFT insertion & verification, pattern generation, coverage improvement, vector simulation, post-silicon debug
  • Strong problem solving & debugging skills
  • Handle work independently and supervise other team members
  • Excellent communication skills
  • Bachelor’s degree with 8+ years or Master’s degree with 6+ years of relevant experience

Add these skills to join the top 1% applicants for this job

communication
problem-solving
game-texts
shell
perl

Job Description:

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)’s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.

The candidate should have in-depth knowledge of DFT concepts and should be well experienced in various aspects of DFT -ATPG, MBIST & JTAG. The candidate should have worked on DFT insertion & verification, pattern generation, coverage improvement, vector simulation, post-silicon debug. Strong problem solving & debugging skills are a must. Expertise in scripting languages such as perl, shell, etc. is an added advantage. Experience with either Mentor Graphics DFT tools (TestKompress, Fastscan) or Synopsys DFT tools (DFTMax, Tetramax) is highly desirable.

The candidate should have worked with team across multiple geographies. The candidate should be able to handle his/her work independently and also supervise the work of other team members as required. The candidate should possess excellent communication skills.

Educational qualification & Experience Level : Bachelor’s degree with 8+ years of relevant experience or Master’s degree with 6+ years of relevant experience

Set alerts for more jobs like R&D Engineer IC Design
Set alerts for new jobs by broadcom
Set alerts for new Design jobs in India
Set alerts for new jobs in India
Set alerts for Design (Remote) jobs
Contact Us
hello@outscal.com
Made in INDIA 💛💙