RFIC Layout Engineer
Job Description
- Experience in custom RF/analog layout for radio transceivers with extensive knowledge of deep sub-micron CMOS
- Knowledgeable in layout techniques for device matching, minimizing parasitics, RF shielding, and high frequency routing
- Solid understanding of RC delay, electromigration, and coupling
- Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD and WPE
- High level proficiency in interpretation of CALIBRE DRC, ERC, LVS in FinFet Technology
- Knowledge of CADENCE layout tools
- Excellent communication skills
- Scripting skills in PERL or SKILL
- Detailed transistor-level layout of RF and analog circuit blocks (LNA, mixers, PLL, LO generation, modulators, power amplifiers, ADC/DAC, baseband filters, bandgap/bias/LDO)
- Block level layout through full verification flow (extraction, DRC, LVS, DFM checking)
- Co-work with designers on block level floorplanning
- Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling
- BS and 3+ years of relevant industry experience
- FinFet experience
The Wireless SoC Radio Team designs state-of-art highly energy efficient CMOS radios, from RF to bits. To deliver these radios, our team is responsible for the design of a wide range of RF, analog, and mixed-signal blocks from RF front-end amplifiers to data converters, including baseband filters, baseband and RF phase-locked loops, crystal oscillators, and bandgap references.
As an RFIC Layout Engineer, you will be a key member of a RFIC team, researching, designing and bringing the next-generation of wireless technologies into high-volume production in advanced CMOS technology nodes.
- Detailed transistor-level layout of RF and analog circuit blocks including LNA, mixers, PLL, LO generation, modulators, power amplifiers, ADC/DAC, baseband filters, and bandgap/bias/LDO.
- Block level layout through full verification flow including extraction, DRC, LVS, and DFM checking.
- Co-work with designers on block level floorplanning.
- Layout review for power/gnd routing, electromigration, signal path check, differential and IQ matching, and signal coupling.
- BS and 3+ years of relevant industry experience.
- FinFet experience.
- Experience in custom RF/analog layout for radio transceivers with extensive knowledge of deep sub-micron CMOS.
- Knowledgeable in layout techniques for device matching, minimizing parasitics, RF shielding, and high frequency routing.
- Solid understanding of RC delay, electromigration, and coupling.
- Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD and WPE.
- High level proficiency in interpretation of CALIBRE DRC, ERC, LVS in FinFet Technology.
- Knowledge of CADENCE layout tools.
- Excellent communication skills.
- Scripting skills in PERL or SKILL.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
