Join a well-funded hardware startup focused on Risc-V based SOC computing platforms. As an SOC Clock Implementation Engineer, you will redefine silicon and contribute to industry transformation. You will collaborate with talented engineers to create designs that push performance, energy efficiency, and scalability boundaries. This role offers a creative and flexible work environment with a shared vision to build world-changing products. Key responsibilities include defining clock methodology to influence architectural changes, planning and implementing clocking solutions, developing simulation models, and overseeing physical implementation for the SOC. You will also develop and maintain clock tree synthesis flows, analyze clock tree quality, and conduct clock verification. This role requires engagement with various teams including RTL, Integration, LEC, STA, Power, EMIR, and LV.
Must Have:- Define clock methodology for early architectural changes
- Plan and implement clocking solutions
- Develop simulation models for clocking
- Manage physical implementation of clocking
- Develop clock tree synthesis flow
- Analyze clock tree quality and verification
- Engage with RTL, Integration, LEC, STA, Power, EMIR, LV teams
- 5-7 years experience with clock methodology for high performance SoCs
- Experience with advanced process nodes (7/5/3nm)
- Experience with clock arch planning and custom clocking
- Experience with synthesis, place & route, STA, Spice
- Strong knowledge of CMOS circuits and low power design
- Working knowledge of EM, IR, Top-level integration
- Working knowledge with Verilog/System Verilog
- Strong scripting skills (TCL/Python)
- Problem-solving, communication, organization skills
- Self-starter, highly motivated
- Ability to work cross-functionally
- BS with 7 years or MS with 5 years of experience