Sr Principal Design Engineer -- Memory Modeling Portfolio

1 Hour ago • All levels
Software Development & Engineering

Job Description

Cadence is seeking a Sr Principal Design Engineer for their Memory Modeling Portfolio. The role requires significant industry experience in designing complex protocols and/or hardware systems, with strong RTL design knowledge using Verilog/SystemVerilog and experience with RTL verification tools. The engineer will be responsible for debugging and collaborating effectively within a team, adapting to evolving priorities. Programming skills in Perl, TCL, C-shell, and experience in memory sub-system design are highly recommended.
Good To Have:
  • Verification experience using Cadence simulation and/or emulation products.
  • Programming experience with scripting languages like Perl, TCL, C-shell.
  • Experience in memory sub-system design and operation.
Must Have:
  • MSEE or equivalent with significant and deep industry experience in designing complex protocols and/or hardware systems.
  • Excellent communication skills with both written and spoken English.
  • Fluent and extensive RTL design knowledge using Verilog/SystemVerilog.
  • Experience using RTL verification tools and flows.
  • Solid debugging experience/skills.
  • Emotionally intelligent collaborator and communicator.
  • Experience with team-wide collaboration tools and processes.
  • Drive and ability to schedule workload and plan own tasks effectively as well as coordinate with and adapt to other's needs and priorities.

Add these skills to join the top 1% applicants for this job

excel
communication
problem-solving
game-texts
agile-development
shell
perl
system-design

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Essential: The position requires MSEE, or equivalent, with significant and deep industry experience in designing complex protocols and/or hardware systems. MUST have excellent communication skills with both written and spoken English. Fluent and extensive RTL design knowledge using Verilog/SystemVerilog is required along with experience using RTL verification tools and flows. Must excel in and demonstrate solid debugging experience/skills. Emotionally intelligent collaborator and communicator. Experience with team-wide collaboration tools and processes. Drive and ability to schedule workload and plan own tasks effectively as well as coordinate with and adapt to other's needs and priorities when needful. Agile! Adaptive!

Strongly recommended: Verification experience using Cadence simulation and/or emulation products is highly desired. Programming experience with scripting languages like Perl, TCL, C-shell is strongly recommended. Experience in memory sub-system design and operation is strongly recommended.

We’re doing work that matters. Help us solve what others can’t.

Set alerts for more jobs like Sr Principal Design Engineer -- Memory Modeling Portfolio
Set alerts for new jobs by Cadence
Set alerts for new Software Development & Engineering jobs in Taiwan
Set alerts for new jobs in Taiwan
Set alerts for Software Development & Engineering (Remote) jobs
Contact Us
hello@outscal.com
Made in INDIA 💛💙