Graduate Talent (CPU-SoC Silicon Design)

23 Minutes ago • All levels
Talent Acquisition

Job Description

This position involves training, design, and development of next-generation SOC/CPU for Intel products. Responsibilities include assisting in Register Transfer Level (RTL) model functional validation, using CAD tools for logic simulation and circuit performance, verifying circuit behavior, defining VLSI Structural Design methodology, implementing and verifying structural physical designs (synthesis, floor planning, timing closure, place and route), developing Analog IP, integrating Third-party IPs, and handling signal integrity and industry standard protocols for system integration on various platforms.
Must Have:
  • Assist design unit owner in Register Transfer Level RTL model functional validation.
  • Use CAD tool extensively to simulate logic behavior and circuit performance.
  • Verify the circuit behavior against the original simulation model and first silicon.
  • Define VLSI Structural Design methodology and developing design flows.
  • Implement structural physical designs, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration.
  • Verify structural physical designs, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.
  • Develop Analog IP on next generation deep submicron process for the Intel's SOC, perform tasks related to Very-large-scale integration VLSI complementary metal-oxide-semiconductor CMOS IC design, Solid state physics and physical layout.
  • Circuit design of high-speed clocking related circuits [phase-locked loop PLL, delay-locked loop DLL, bandgap] or high voltage input/output IO [double data rate DDR/LPDDR, General-purpose input/output GPIO, OPIO].
  • Integration of Third-party IPs -- Synthesis, functional and/or timing convergence, and pre- and post-si debug of IPs developed by various external vendors as well as within the company.
  • Handling of signals crossing power planes and clock domains, industry standard protocols including hardware and software details dealing with Memory LPDDR, storage eMMC, SATA, UFS, peripherals PCIe, USB, and MIPI interfaces in SOC devices.
  • System integration dealing with Si/ Platform/ FW/ MW/ drivers/ OS/ Apps on Android Windows-based tablets and phones.
  • Possess a Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering.
  • Familiarity with Very Large-Scale Integration VLSI Complementary Metal-Oxide Semiconductor CMOS logic circuit design.
  • Well versed in UNIX, C programming and relevant Computer Aided Design CAD tools.

Add these skills to join the top 1% applicants for this job

business-strategy
forecasting-budgeting
cad-computer-aided-design
unity
game-texts
unix

Job Description:

In this position, you will be involving in the training, design and development of next generation SOC/CPU for wide range of Intel products. Your responsibilities will include some of the following but not limited to:

  • Assist design unit owner in Register Transfer Level RTL model functional validation.
  • Use CAD tool extensively to simulate logic behavior and circuit performance and direction of physical design for next generation, deep sub-micron embedded circuit solutions.
  • Verify the circuit behavior against the original simulation model and first silicon.
  • Define VLSI Structural Design methodology and developing design flows.
  • Implement structural physical designs, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration.
  • Verify structural physical designs, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.
  • Develop Analog IP on next generation deep submicron process for the Intel's SOC, perform tasks related to Very-large-scale integration VLSI complementary metal-oxide-semiconductor CMOS IC design, Solid state physics and physical layout. Such tasks may include Circuit design of high-speed clocking related circuits [phase-locked loop PLL, delay-locked loop DLL, bandgap] or high voltage input/output IO [double data rate DDR/LPDDR, General-purpose input/output GPIO, OPIO].
  • Responsible for Integration of Third-party IPs -- Synthesis, functional and/or timing convergence, and pre- and post-si debug of IPs developed by various external vendors as well as within the company.
  • Handling of signals crossing power planes and clock domains, industry standard protocols including hardware and software details dealing with Memory LPDDR, storage eMMC, SATA, UFS, peripherals PCIe, USB, and MIPI interfaces in SOC devices.
  • System integration dealing with Si/ Platform/ FW/ MW/ drivers/ OS/ Apps on Android Windows-based tablets and phones.

Qualifications:

You must possess a Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering. Additional qualifications include:

  • Familiarity with Very Large-Scale Integration VLSI Complementary Metal-Oxide Semiconductor CMOS logic circuit design
  • Well versed in UNIX, C programming and relevant Computer Aided Design CAD tools.

Job Type:

Intel Contract Employee

Shift:

Shift 1 (Malaysia)

Primary Location:

Malaysia, Penang

Additional Locations:

Malaysia, Kulim

Business group:

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Set alerts for more jobs like Graduate Talent (CPU-SoC Silicon Design)
Set alerts for new jobs by Intel
Set alerts for new Talent Acquisition jobs in Malaysia
Set alerts for new jobs in Malaysia
Set alerts for Talent Acquisition (Remote) jobs

Contact Us
hello@outscal.com
Made in INDIA 💛💙