Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Silicon Physical Design Verification Manager

Hsinchu City, Taiwan (On-site)

Silicon Physical Design Verification Manager

1 Month ago • 10 Years + • Research & Development

About the job

2 skills required for this role

Test your skills to join the top 1% applicants for this job

python

scalability

Job Description

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Join a cutting-edge and well-funded hardware startup in Silicon Valley as a Silicon PDV Engineering Manager. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.

Responsibilities:

Develop PDV methodology and infrastructure to enable the verification flow of large SoCs across DRC, LVS, ESD.
Drive convergence across analysis types at full chip level and sub blocks.
Perform full chip integration and run the complete suite of physical verification checks.
Provide guidance to the implementation teams throughout the project to enable early convergence and final closure.
Interface with various internal and external design teams to ensure the high quality of their deliverables and successful integration.
Work with the package and floorplan teams to define padring and bump map design
Collaborate with our technology team to define flows and integrate foundry PDK data.
Manage a team of engineers to deliver PDV convergence to meet or exceed program milestones.

Requirements:

Deep understanding of the challenges associated with advanced process nodes (7nm and below).
More than 10 years experience in managing and driving full chip convergence for high end chip designs using advanced process nodes.
Hands-on experience with auditing rule decks and settings to drive convergence.
Hands-on experience in closure and tapeout of large hierarchical designs.
Experience with industry standard physical verification tools (Calibre, Pegasus).
Strong scripting skills in tcl and python.
Ability and taste for solving complex problems, efficient written and verbal communication, excellent organization skills.
Self starter and highly motivated.
Ability to work cross-functionally with various teams and be productive under aggressive schedules.
Good written and verbal communication skills.

undefined

View Full Job Description

Upload your resume, increase your shortlisting chances by 80%