Design Engineer
Job Description
- Familiarity with Python or Perl
- Exposure to EDA tools such as Cadence Innovus, Synopsys ICC2, or PrimeTime
- Contribute to the physical design implementation of large-scale ASICs (multi-hundred-million gate complexity)
- Support key design activities including floorplanning, placement, clock tree synthesis, routing, timing closure, and physical verification (DRC/LVS)
- Collaborate with cross-functional teams on block-level integration, timing analysis, and design signoff
- Utilize both commercial and in-house EDA tools for design, implementation, and verification
- Contribute to design flow improvements, automation, and deep sub-micron methodology development
- Assist in timing analysis, power planning, IR/EM checks, and post-route optimization
- Solid understanding of VLSI design, CMOS logic, and digital circuit fundamentals
- Familiarity with ASIC physical design concepts such as placement, routing, and timing
- Strong analytical and debugging skills
- Proficiency in UNIX/Linux environments
- Working knowledge of TCL
- Bachelor’s or Master’s degree in Electrical or Electronics Engineering
- Medical, dental and vision plans
- 401(K) participation including company matching
- Employee Stock Purchase Program (ESPP)
- Employee Assistance Program (EAP)
- Company paid holidays
- Paid sick leave
- Vacation time
- Paid Family Leave and other leaves of absence
Job Description:
Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This position offers the opportunity to work on high-performance SoC designs operating at speeds exceeding 1 GHz, from concept through production.
Role Overview
This Design Engineering position focuses on the physical implementation of high-performance ASICs, providing hands-on experience with the latest 5 nm and smaller process nodes. The role offers exposure to advanced design methodologies and close collaboration with senior engineers across multiple disciplines to deliver industry-leading silicon solutions.
Key Responsibilities
- Contribute to the physical design implementation of large-scale ASICs (multi-hundred-million gate complexity).
- Support key design activities including floorplanning, placement, clock tree synthesis, routing, timing closure, and physical verification (DRC/LVS).
- Collaborate with cross-functional teams on block-level integration, timing analysis, and design signoff.
- Utilize both commercial and in-house EDA tools for design, implementation, and verification.
- Contribute to design flow improvements, automation, and deep sub-micron methodology development.
- Assist in timing analysis, power planning, IR/EM checks, and post-route optimization.
- Gain exposure to the complete ASIC design cycle — from RTL to GDSII and silicon bring-up.
- Interface with customers and internal stakeholders to support technical discussions and design reviews.
Technical Skills / Background
- Solid understanding of VLSI design, CMOS logic, and digital circuit fundamentals.
- Familiarity with ASIC physical design concepts such as placement, routing, and timing.
- Strong analytical and debugging skills, with the ability to quickly learn new tools and flows.
Coding and Tool Proficiency
- Proficiency in UNIX/Linux environments.
- Working knowledge of TCL; familiarity with Python or Perl preferred.
- Exposure to EDA tools such as Cadence Innovus, Synopsys ICC2, or PrimeTime is a plus.
Soft Skills
- Excellent communication, collaboration, and problem-solving abilities.
- Ability to work effectively with cross-functional and global teams.
- Highly motivated, detail-oriented, and eager to learn in a fast-paced R&D environment.
- Demonstrates strong engineering judgment, ownership, and accountability.
Education and Experience
- Bachelor’s degree in Electrical or Electronics Engineering, or
- Master’s degree in Electrical or Electronics Engineering.
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $60,200 - $96,300.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Welcome! Thank you for your interest in Broadcom!
We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.
For more information please visit our video library and check out our Connected by Broadcom series.
Follow us on Linked In Broadcom Inc.
