Community

Home >

Jobs >

Silicon AI/ML Lead Architect, Google Cloud

Silicon AI/ML Lead Architect, Google Cloud

1 Month ago • 10 Years + • Research & Development

About the job

4 skills required for this role

Add these skills to join the top 1% applicants for this job

cpp

python

innovation

networking

Job Description

This role involves leading the architecture and design of AI/ML accelerators for Google's data centers. Responsibilities include evaluating silicon solutions (off-the-shelf, custom, chiplets), creating high-performance hardware/software interfaces, collaborating with cross-functional teams (software, verification, etc.), owning microarchitecture of compute-intensive IPs, and driving power/performance improvements. The ideal candidate possesses extensive experience in microarchitecture, ASIC design, RTL development (SystemVerilog), and low-precision numerics. They will contribute to the next generation of data center accelerators, shaping the future of Google's AI infrastructure.

Must have:

10+ years micro-architecture and ML IP design experience
5+ years ASIC architecture experience (specification to production)
SystemVerilog RTL development expertise
Experience in micro-architecture, design, verification, logic synthesis, and timing closure
Experience with Low Precision/Mixed Precision Numerics

Good to have:

SoC design and integration experience
Hardware/software interface optimization experience
Performance estimation and test plan definition
Knowledge of arithmetic units, bus architectures, accelerators, memory hierarchies
High-performance and low-power design techniques
Proficiency in C++, Python, or Go

Minimum qualifications:

Bachelor's degree in Electrical Engineering or equivalent practical experience.
10 years of experience in micro-architecture and design of graphics or Machine Learning (ML) Internet Protocols (IP), handling Low Precision/Mixed Precision Numerics.
5 years of experience architecting networking Application-Specific Integrated Circuits (ASIC) from specification to production.
Experience developing Register-Transfer Level (RTL) for ASIC subsystems using SystemVerilog.
Experience in micro-architecture, design, verification, logic synthesis, and timing closure.

Preferred qualifications:

Experience in System on a Chip (SoC) designs and integration flows.
Experience working with software teams optimizing the hardware/software interface.
Experience estimating performance by analysis and modeling, and defining and driving performance test plans.
Knowledge of arithmetic units, bus architectures, accelerators, or memory hierarchies.
Knowledge of high performance and low power design techniques.
Proficiency in a procedural programming language (e.g., C++, Python, Go).

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will be part of a team developing Artificial Intelligence (AI) accelerators in data centers and have dynamic, multi-faceted responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

Evaluate different silicon solutions for executing Google’s data center Artificial Intelligence (AI) accelerator roadmap: off-the-shelf components, vendor co-developments, custom designs, and chiplets.
Create high performance hardware/software interfaces.
Collaborate with software, verification, emulation, physical design, packaging, and silicon validation stakeholders to ensure that designs are complete, correct, and performant.
Own microarchitecture of compute intensive Internet Protocols (IP) and subsystems.
Identify and drive power, performance, and area improvements for the modules owned.

View Full Job Description

Upload your resume, increase your shortlisting chances by 80%

About The Company

Google

3057 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.