This role involves leading the architecture and design of AI/ML accelerators for Google's data centers.  Responsibilities include evaluating silicon solutions (off-the-shelf, custom, chiplets), creating high-performance hardware/software interfaces, collaborating with cross-functional teams (software, verification, etc.), owning microarchitecture of compute-intensive IPs, and driving power/performance improvements.  The ideal candidate possesses extensive experience in microarchitecture, ASIC design, RTL development (SystemVerilog), and low-precision numerics.  They will contribute to the next generation of data center accelerators, shaping the future of Google's AI infrastructure.

<p>Check out our career opportunities at goo.gle/3DLEokh</p>

Google

Senior Software Engineering Manager, Infrastructure, Google Cloud Data Management

Web Solutions Engineer, University Graduate, 2025

Security Sales Specialist, Google Public Sector

Data Center Operations Manager, Server Operations (English, Dutch)

Staff Software Engineer, Site Reliability Engineering, Google Cloud

Early Career Software Engineer, Black Community Inclusion

Account Manager, People with Disabilities (English, Portuguese)

Software Engineer, Black Community Inclusion

Software Engineer III, Site Reliability Engineering, Google Cloud

Software Engineer, People with Disabilities

<div jscontroller="iYVHDc" class="DkhPwc" jsname="tIk9qd" data-id="107897129736774342" jsaction="A6AxKc:CXOOvf;"><div class="KwJkGe"><h3>Minimum qualifications:</h3><ul>
<li>Bachelor's degree in Electrical Engineering or equivalent practical experience.<br></li>
<li>10 years of experience in micro-architecture and design of graphics or Machine Learning (ML) Internet Protocols (IP), handling Low Precision/Mixed Precision Numerics.</li>
<li>5 years of experience architecting networking Application-Specific Integrated Circuits (ASIC) from specification to production.</li>
<li>Experience developing Register-Transfer Level (RTL) for ASIC subsystems using SystemVerilog.</li>
<li>Experience in micro-architecture, design, verification, logic synthesis, and timing closure.<br></li>
</ul><br><h3>Preferred qualifications:</h3><ul>
<li>Experience in System on a Chip (SoC) designs and integration flows.</li>
<li>Experience working with software teams optimizing the hardware/software interface.<br></li>
<li>Experience estimating performance by analysis and modeling, and defining and driving performance test plans.<br></li>
<li>Knowledge of arithmetic units, bus architectures, accelerators, or memory hierarchies.<br></li>
<li>Knowledge of high performance and low power design techniques.<br></li>
<li>Proficiency in a procedural programming language (e.g., C++, Python, Go).<br></li>
</ul></div><div class="aG5W3"><h3>About the job</h3><div><div>Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.<br></div></div>
<p>In this role, you will be part of a team developing Artificial Intelligence (AI) accelerators in data centers and have dynamic, multi-faceted responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators.<br></p><p>Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.</p></div><div class="BDNOWe"><h3>Responsibilities</h3><ul>
<li>Evaluate different silicon solutions for executing Google’s data center Artificial Intelligence (AI)&nbsp;accelerator roadmap: off-the-shelf components, vendor co-developments, custom designs, and chiplets.<br></li>
<li>Create high performance hardware/software interfaces.<br></li>
<li>Collaborate with software, verification, emulation, physical design, packaging, and silicon validation stakeholders to ensure that designs are complete, correct, and performant.<br></li>
<li>Own microarchitecture of compute intensive Internet Protocols (IP) and subsystems.<br></li>
<li>Identify and drive power, performance, and area improvements for the modules owned.<br></li>
</ul></div></div>

Silicon AI/ML Lead Architect, Google Cloud