Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Full Chip CAD Physical Design Verification Engineer

Full Chip CAD Physical Design Verification Engineer

2 Hours ago • All levels • Research & Development

About the job

2 skills required for this role

Test your skills to join the top 1% applicants for this job

python

innovation

Job Description

This Full Chip CAD Physical Design Verification Engineer role at Google involves contributing to the development of custom silicon solutions for Google's consumer products. Responsibilities include demonstrating understanding of the RTL-to-GDSII flow using Cadence and Synopsys tools (Floorplan Compiler, Formality), implementing complex SoCs and subsystems, applying floorplanning, power grid design, and place-and-route methodologies, expertise in advanced node design (5nm and below), and scripting in TCL and Python. The ideal candidate will have experience in the semiconductor/EDA industry and a strong understanding of physical design verification.

Must have:

Experience with EDA tools and RTL2GDS flows
Understanding of RTL-to-GDSII flow and Cadence design tools
Experience in implementing large, complex SoCs
Proficiency in floorplanning, power grid design, and place-and-route
Expertise in Synopsys tools (FC, Formality)
Understanding of advanced node design (5nm and below)
Scripting skills in Synopsys TCL and Python

Good to have:

Master's degree in Computer Engineering/Electronics Engineering
Experience related to silicon quality or reliability

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Science, or a related field, or equivalent practical experience.
Experience in Electronic Design Automation (EDA) tools and RTL2GDS flows.
Experience in the semiconductor/EDA industry.

Preferred qualifications:

Master’s degree in Computer Engineering/Electronics Engineering.
Experience related to silicon quality or reliability.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

Demonstrate an understanding of the Register-Transfer Level (RTL)-to-Graphic Data Stream (GDS)II flow, with experience in using Cadence design tools.
Involve in implementing large, complex system-on-chips (SoCs), subsystems, and sub-wrappers, demonstrate an understanding of associated issues and solutions.
Possess floorplanning, power grid design, and place-and-route methodologies, with expertise in using Synopsis tools like Floorplan Compiler (FC) and formality.
Exhibit an understanding of advanced node design (e.g., 5nm and below) and related optimization techniques.
Possess scripting skills in Synopsis TCL, with expertise in Python.

View Full Job Description

Upload your resume, increase your shortlisting chances by 80%

About The Company

Google

2315 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.