TPU Compute RTL Design Engineer
About the job
SummaryBy Outscal
- Bachelor's degree in relevant field
- 5+ years experience with IC/chip development
- 3+ years SystemVerilog RTL design experience
- Develop and review microarchitecture specs
- SystemVerilog RTL implementation
- Collaborate with DV and physical design teams
- Master's/PhD in relevant field
- Experience with cross-functional teams
- Knowledge of computer architecture principles
- Processor design, accelerators, or memory hierarchy knowledge
- Bonus
- Equity
- Benefits
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
- 5 years of experience with industry-standard tools used in the development of silicon-based ICs and chips.
- 3 years of experience with digital design experience using SystemVerilog RTL.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- 3 years of experience in digital design using SystemVerilog RTL.
- Experience in interacting with software, architecture, and other cross-functional teams.
- Experience applying computer architecture principles to solve problems.
- Knowledge of the fundamentals of Computer Architecture.
- Knowledge of processor design, accelerators, or memory hierarchies.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As a Tensor Processing Unit (TPU) Compute RTL Design Engineer you will be part of a team developing Application-specific integrated circuit (ASICs) used to accelerate computation in data centers. You will have responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Responsibilities
- Work independently to create and review compute subsystem's design microarchitecture specifications.
- Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
- Work with Design Validation (DV) teams to create testplans to verify and debug design RTL.
- Work with physical design teams to ensure design meets physical requirements and timing closure.
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Similar Jobs
(Hybrid)
(Remote)
(On-Site)
(Hybrid)
(Hybrid)
(On-Site)
Similar Skill Jobs
(On-Site)
(On-Site)
(On-Site)
(On-Site)
(On-Site)
Research & Development Jobs
(On-Site)
(Hybrid)
(Hybrid)
(On-Site)
