TPU Compute RTL Design Engineer

2 Months ago • 5-8 Years • Research & Development • $150,000 PA - $223,000 PA

About the job

Job Description

As a TPU Compute RTL Design Engineer at Google, you'll be part of a team developing ASICs to accelerate computation in data centers. Responsibilities include creating and reviewing microarchitecture specifications, developing SystemVerilog RTL, collaborating with Design Validation teams on test plans, and working with physical design teams to ensure design requirements are met. You will contribute to the design, architecture, documentation, and implementation of next-generation data center accelerators. This role requires expertise in digital design using SystemVerilog RTL and experience with industry-standard IC development tools. You'll work independently and collaboratively with cross-functional teams.
Must have:
  • Bachelor's degree in relevant field
  • 5+ years experience with IC/chip development
  • 3+ years SystemVerilog RTL design experience
  • Develop and review microarchitecture specs
  • SystemVerilog RTL implementation
  • Collaborate with DV and physical design teams
Good to have:
  • Master's/PhD in relevant field
  • Experience with cross-functional teams
  • Knowledge of computer architecture principles
  • Processor design, accelerators, or memory hierarchy knowledge
Perks:
  • Bonus
  • Equity
  • Benefits

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
  • 5 years of experience with industry-standard tools used in the development of silicon-based ICs and chips.
  • 3 years of experience with digital design experience using SystemVerilog RTL.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 3 years of experience in digital design using SystemVerilog RTL.
  • Experience in interacting with software, architecture, and other cross-functional teams.
  • Experience applying computer architecture principles to solve problems.
  • Knowledge of the fundamentals of Computer Architecture.
  • Knowledge of processor design, accelerators, or memory hierarchies.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As a Tensor Processing Unit (TPU) Compute RTL Design Engineer you will be part of a team developing Application-specific integrated circuit (ASICs) used to accelerate computation in data centers. You will have responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .

Responsibilities

  • Work independently to create and review compute subsystem's design microarchitecture specifications.
  • Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
  • Work with Design Validation (DV) teams to create testplans to verify and debug design RTL.
  • Work with physical design teams to ensure design meets physical requirements and timing closure.
View Full Job Description
$150.0K - $223.0K/yr (Outscal est.)
$186.5K/yr avg.
Worldwide

Add your resume

80%

Upload your resume, increase your shortlisting chances by 80%

About The Company

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.

Dublin, County Dublin, Ireland (On-Site)

Hyderabad, Telangana, India (On-Site)

Mexico City, Mexico City, Mexico (On-Site)

New Taipei, New Taipei City, Taiwan (On-Site)

New York, New York, United States (On-Site)

Bengaluru, Karnataka, India (On-Site)

Dublin, County Dublin, Ireland (On-Site)

View All Jobs

Get notified when new jobs are added by Google

Similar Jobs

Workato - Demand Generation Manager - Field Marketing

Workato, United States (On-Site)

Anthology  Inc  - Corporate Counsel - Employment Law

Anthology Inc , United States (Remote)

Power Integrations - Development Lead (Fullstack)

Power Integrations, Philippines (On-Site)

BrightEdge - Corporate Recruiter

BrightEdge, United States (Hybrid)

Fabric - Digital Verification Consultant

Fabric, United States (On-Site)

Fabric - Principal Design Verification Engineer, CPU

Fabric, United States (On-Site)

MIPS - Sr. CPU Verification Engineer

MIPS, India (On-Site)

Assystems - Administrateur AVEVA PDMS E3D H/F

Assystems, France (Hybrid)

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

CAE - AvWO Instructor

CAE, United States (On-Site)

Maersk Careers - French Process Expert

Maersk Careers, Philippines (Hybrid)

The Walt Disney Company - Senior Product Manager II

The Walt Disney Company, United States (On-Site)

Google - Senior Quantitative UX Researcher, Core

Google, United States (On-Site)

Kenvue - GenAI ML Engineer, Data Science

Kenvue, India (Hybrid)

PlayStation Global - Site Reliability Intern - Undergraduate

PlayStation Global, United States (On-Site)

Get notifed when new similar jobs are uploaded

Research & Development Jobs

Get notifed when new similar jobs are uploaded