Physical Design Lead, Static Timing Analysis

2 Months ago • 10-15 Years • Research & Development • $177,000 PA - $266,000 PA

Job Summary

Job Description

This role involves leading static timing analysis for the physical implementation of ASICs using advanced technology nodes. Responsibilities include creating and validating timing constraints, performing full-chip timing analysis, and overseeing timing sign-off. You'll develop methodologies, automation scripts, and documentation, while also evaluating EDA tools and collaborating with cross-functional teams (architecture, logic design, DFT). The work focuses on high-performance compute ASICs, requiring expertise in timing closure, ECO creation, and margin derivation. The role also requires debugging flow issues and working with EDA vendors.
Must have:
  • 10+ years STA experience
  • Full chip timing signoff
  • EDA tool expertise (Primetime, etc.)
  • Constraint authoring & verification
  • Timing ECO creation
  • Methodology development
Good to have:
  • 15+ years STA experience
  • Leadership in physical design
  • Data analysis & QoR metrics
  • Semiconductor device physics knowledge
  • SPICE simulation experience
Perks:
  • Bonus
  • Equity
  • Benefits

Job Details

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field, or equivalent practical experience.
  • 10 years of experience in static timing (i.e., full chip timing signoff ownership, constraint authoring and verification, full chip static timing analysis and timing ECO creation, timing margins).
  • Experience with Electronic design automation (EDA) tools (i.e. Primetime, Tempus, Timevision, STAR-RC) and EDA Tcl commands for timing analysis, timing closure, parasitic extraction, noise glitch, crosstalk).

Preferred qualifications:

  • 15 years of experience in the domain of static timing analysis.
  • Experience leading one or more aspects of physical design or physical design flow/methodology, to successful tape-outs and shipping silicon.
  • Experience in extraction of design parameters, QoR metrics, and analyzing data trends.
  • Knowledge of semiconductor device physics and Simulation Program with Integrated Circuit Emphasis (SPICE) simulation and full-chip static timing topics, including clocking, timing exceptions, time budgeting, IO interface timing, ECOs, and constraint verification.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will work on the physical implementation of Application-specific integrated circuits (ASIC) using advanced technology nodes. You will work on timing margin derivation, constraint development and validation, and timing closure of large, complex high performance compute ASICs. You will develop static timing methodologies, margins, automation scripts, and write documentation. You will perform technical evaluations of vendors, tools, methodologies, and will provide recommendations. Additionally, you will work with architecture, logic design, and Design for testing (DFT) teams to understand and implement their requirements.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

The US base salary range for this full-time position is $177,000-$266,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .

Responsibilities

  • Own chip timing constraint creation and validation, timing sign-off margins and checklist criteria. Perform full chip timing analysis and timing Engineering Change Order (ECO) creation, and oversee final timing sign-off for complex Application-specific integrated circuits (ASIC).
  • Lead both static timing analysis methodology development and support, as well as chip implementation and timing signoff execution.
  • Develop, support and execute implementation flows around industry-standard static timing and parasitic extraction tools.
  • Perform technical evaluations of Electronic design automation (EDA) tools and provide recommendations, documentation, and training.
  • Debug flow issues reported by your wider team and work with EDA vendors to resolve them where necessary.

Similar Jobs

CData Software - Platform Engineer

CData Software

Bengaluru, Karnataka, India (On-Site)
4 Months ago
Unity - Senior Product Manager, Product Reliability Engineering

Unity

Helsinki, Uusimaa, Finland (On-Site)
3 Months ago
Klang Games - UX Designer (f/m/d)

Klang Games

Madrid, Community Of Madrid, Spain (On-Site)
5 Months ago
Streamline Media Group  Inc  - Technical Artist

Streamline Media Group Inc

Kuala Lumpur, Federal Territory Of Kuala Lumpur, Malaysia (On-Site)
7 Months ago
Keywords Studios (Player Support) - Lead Programmer

Keywords Studios (Player Support)

Gateshead, England, United Kingdom (Hybrid)
5 Months ago
Luxoft - Senior GPU Compiler Software Development Engineer

Luxoft

Mexico City, Mexico City, Mexico (Remote)
2 Months ago
Fluence - Sr. Software Architect (m/f/d)

Fluence

Erlangen, Bavaria, Germany (On-Site)
3 Months ago
Fabric - Applied Cryptographer, ZKP Research

Fabric

New York, New York, United States (Remote)
4 Months ago
Netflix - Research Engineer (L5) - Identity Algorithms

Netflix

United States (Remote)
3 Months ago
Zoox - Manager, Simulation C++ Platform

Zoox

Foster City, California, United States (Hybrid)
3 Months ago

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Just Play GmbH - Level Designer (all genders)

Just Play GmbH

(Hybrid)
3 Months ago
Skillz - Group Product Manager, Consumer

Skillz

Las Vegas, Nevada, United States (On-Site)
4 Months ago
Netflix - Software Engineer L5 - Full Stack Cloud Games Developer Tools

Netflix

United States (Remote)
3 Months ago
Meta - Software Engineer, Infrastructure

Meta

Mountain View, California, United States (On-Site)
3 Months ago
Maliyo Games - Unity Game Developer

Maliyo Games

Nigeria (On-Site)
3 Months ago
ByteDance - Software Development Engineer - Pico Lab- Unity & Android- San Jose

ByteDance

San Jose, California, United States (On-Site)
3 Months ago
Playrix - Senior QA Engineer (Render Team)

Playrix

Montenegro (Remote)
3 Months ago
Meta - Software Engineer, Product

Meta

Sunnyvale, California, United States (On-Site)
3 Months ago
Moon Active - BackEnd (Node.js) Developer

Moon Active

Kyiv, Kyiv City, Ukraine (On-Site)
4 Months ago

Get notifed when new similar jobs are uploaded

Jobs in Worldwide

Looks like we're out of matches

Set up an alert and we'll send you similar jobs the moment they appear!

Research & Development Jobs

Google - Software Engineer III, Quantum Error Correction

Google

(On-Site)
2 Months ago
The Walt Disney Company - Sustaining Mechanical Engineer-Project Hire

The Walt Disney Company

Anaheim, California, United States (On-Site)
2 Months ago
Intel Corporation - SoC Functional Validation Engineer

Intel Corporation

Bengaluru, Karnataka, India (Hybrid)
3 Months ago
HP - Machine Learning Engineer

HP

Palo Alto, California, United States (On-Site)
4 Months ago
MIPS - Floating Point Datapath Microarchitect

MIPS

Bengaluru, Karnataka, India (On-Site)
4 Months ago
Fabric - Digital Verification Consultant

Fabric

New York, New York, United States (On-Site)
4 Months ago
Extreme Network - Staff Software Systems Engineer-Machine Learning

Extreme Network

India (Remote)
4 Months ago
HP - PhD Mechanical Engineer Hewlett-Packard Labs

HP

Palo Alto, California, United States (On-Site)
4 Months ago
Meta - Research Scientist Intern, Photorealistic Telepresence (PhD)

Meta

Burlingame, California, United States (On-Site)
3 Months ago
6sense - Engineering Manager

6sense

Bengaluru, Karnataka, India (On-Site)
3 Months ago

Get notifed when new similar jobs are uploaded

About The Company

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.

View All Jobs

Get notified when new jobs are added by Google

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug