NVIDIA seeks a Senior ASIC Timing Engineer to drive timing analysis and closure for GPUs, CPUs, DPUs, and SoCs at various levels.  Responsibilities include developing timing closure strategies, creating constraints, managing timing and power convergence, and implementing ECOs.  The role requires expertise in STA tools, timing convergence flows, and deep sub-micron process nodes. Collaboration with cross-functional teams is crucial.  Experience with GPUs, CPUs, or similar architectures is highly valued.  The ideal candidate will possess strong problem-solving skills and a proactive approach to addressing timing challenges.

<p>Explore gaming industy jobs in one of the leading Game Studios.</p>

NVIDIA

Data Analyst, Internal Audit

Senior Network Engineer - Deployments

Manager, Systems Software

Senior Compiler Engineer - Deep Learning

Senior ASIC Design Engineer

Senior Infrastructure Software Engineer, Deep Learning Libraries

Senior High-Performance System Architect

Senior Software Engineer, Hardware Tools and Methodology Development

Senior Hardware Validation Engineer

Silicon Power Performance Engineer

<div data-automation-id="jobPostingDescription" class="css-4r17ng"><p>NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.</p><p></p><p>We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing! More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to tackle, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.</p><p></p><p><b>What you'll be doing:</b></p><ul><li><p>Drive timing analysis and closure of Nvidia’s GPUs, CPUs, DPUs and SoCs at block level, cluster level, and/or full chip level.</p></li><li><p>Work with PD, DFX, Clocks, and other teams in coming up with timing closure strategy, creating timing constraints, driving timing and power convergence, as well as ECO implementation</p></li><li><p>Apply knowledge and experience to improve timing convergence flows working with the methodology teams.</p></li></ul><p></p><p><b>What we need to see:</b></p><ul><li><p>BS (or equivalent experience) in Electrical or Computer Engineering with 5 years experience or MS (or equivalent experience) with 2 years experience in Timing and STA</p></li><li><p>Hands-on experience in full-chip/sub-chip Static Timing Analysis (STA) and timing convergence, timing constraints generation and management.</p></li><li><p>Expertise in analysis and fixing of timing paths through ECOs including crosstalk and noise analysis.</p></li><li><p>Expertise and in-depth knowledge of industry standard STA and timing convergence tools.</p></li><li><p>Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging timing in these nodes.</p></li></ul><p></p><p><b>Ways to stand out from the crowd:</b></p><ul><li><p>Background in domain specific STA and timing convergence, such as GPUs, CPUs, DPUs/Network processors, or SOCs</p></li><li><p>Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, BIST, etc.</p></li><li><p>Understanding and timing closure of digital logic/macros in AMS designs/IPs.</p></li><li><p>Experience in methodology and/or flow development as well as automation.</p></li></ul><p></p><p>NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.</p><p style="text-align:inherit"></p><p style="text-align:inherit"></p>The base salary range is 136,000 USD - 264,500 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.<div><div><div><div><div><div><div><p><span>You will also be eligible for equity and <a rel="noopener noreferrer" target="_blank" href="https://www.nvidia.com/en-us/benefits/">benefits</a>. </span><span><i><span>NVIDIA accepts applications on an ongoing basis.</span><span> </span></i></span></p><p></p></div></div></div></div></div></div></div>NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.<p style="text-align:inherit"></p><p style="text-align:inherit"></p></div>

Senior ASIC Timing Engineer