Senior Physical Design Engineer, Mixed Signal, Silicon

1 Week ago • 5 Years + • Research & Development

About the job

Job Description

This Senior Physical Design Engineer role at Google involves generating high-quality Place and Route (PnR) results for digital blocks, ensuring Design Rule Checking (DRC) and Layout Versus Schematic (LVS) signoff. Responsibilities include close monitoring of block timing using STA tools, recommending design enhancements, and analyzing designs based on power, area, and performance. The role requires applying engineering best practices, analyzing power integrity (EMIR), and implementing fixes. Close collaboration with front-end designers and back-end integration engineers is crucial. Experience with mixed-signal design integration, low-power techniques, and advanced ECO techniques is highly valued. The work contributes to the development of custom silicon solutions for Google's direct-to-consumer products.
Must have:
  • 5+ years physical design experience
  • PnR/APR, STA, EMIR, DRC tool expertise
  • Scripting (Tcl, Python)
  • High-quality PnR results
  • Timing analysis and design enhancement
Good to have:
  • Low-power design techniques (UPF)
  • Advanced ECO techniques
  • Synthesis & optimization methodologies
  • AMS/DMS design integration
  • FinFET experience
  • Git knowledge

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 5 years of experience in physical design.
  • Experience with PnR/APR, STA, EMIR, and DRC tools/flows working on synthesized designs.
  • Experience in one or more scripting languages (e.g., Tcl, Python, etc.).

Preferred qualifications:

  • Experience with low-power design techniques such as multiple power domains, power switches, level shifting, isolation, and dynamic voltage/frequency scaling using Unified Power Format (UPF).
  • Experience with advanced Engineering Change Order (ECO) techniques including full layer and metal-only changes.
  • Experience with synthesis and optimization methodologies.
  • Experience with Analog and Mixed Signal (AMS/DMS) design integration including custom routing, shielding, and analog macro integration.
  • Experience working with scaled Complementary Metal Oxide Semiconductor (CMOS) processes (e.g., FinFET).
  • Knowledge of version control systems such as Git.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Generate high-quality Place and Route (PnR) results for one or more digital blocks, including Design Rule Checking (DRC) and Layout Versus Schematic (LVS) signoff, working closely with front-end designers and back-end physical design integration engineers.
  • Monitor the timing of blocks closely with modern Static Timing Analysis (STA) tools and techniques, and recommend design enhancements when an issue arises.
  • Analyze designs based on key metrics, including power, area, and performance trade-off.
  • Apply engineering best practices (e.g., code review, testing, refactoring) to the design and implementation of ASIC blocks.
  • Analyze power integrity Electromagnetic migration and IR drop (EMIR) of blocks and implement fixes once issues are identified.
View Full Job Description

Add your resume

80%

Upload your resume, increase your shortlisting chances by 80%

About The Company

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.

San Francisco, California, United States (On-Site)

Mountain View, California, United States (On-Site)

Warsaw, Masovian Voivodeship, Poland (On-Site)

San Bruno, California, United States (On-Site)

Mexico City, Mexico City, Mexico (On-Site)

Dublin, County Dublin, Ireland (On-Site)

Hyderabad, Telangana, India (On-Site)

View All Jobs

Get notified when new jobs are added by Google

Similar Jobs

Google - Software Engineer III, Full Stack, Google Ads

Google, United States (On-Site)

In The Pocket - JAVA / KOTLIN DEVELOPER

In The Pocket, Romania (On-Site)

Witzeal - Android Developer

Witzeal, India (On-Site)

Luxoft - System Engineer with C/C++, ADAS, ASPICE

Luxoft, South Korea (On-Site)

Samsung Semiconductor - Engineer, DRAM Applications

Samsung Semiconductor, United States (On-Site)

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Intel Corporation - CPU Logic Design Engineer

Intel Corporation, India (Hybrid)

Cognitree - Senior Software Engineer

Cognitree, India (Hybrid)

Moon Active - Full Stack Developer

Moon Active, Israel (Hybrid)

Luxoft - QA Automation Engineer

Luxoft, India (On-Site)

Visa - Staff SW Engineer - Dev Ex

Visa, Singapore (On-Site)

OptimHire - IOS Developer

OptimHire, India (On-Site)

Get notifed when new similar jobs are uploaded

Research & Development Jobs

Get notifed when new similar jobs are uploaded