As a Silicon Design Verification Engineer at Google, you'll be part of a team developing custom silicon solutions for direct-to-consumer products.  Responsibilities include planning verification of digital design blocks, understanding design specifications, identifying verification scenarios, writing coverage measures, debugging tests with design engineers, creating and enhancing verification environments using SystemVerilog and UVM, and formally verifying designs using SVAs.  You'll contribute to the innovation behind products used by millions, shaping the next generation of hardware experiences. The role requires strong expertise in digital logic verification at the RTL level using SystemVerilog for FPGAs or ASICs, and experience verifying digital IP and subsystems.

<p>Check out our career opportunities at goo.gle/3DLEokh</p>

Google

Senior Software Engineering Manager, Infrastructure, Google Cloud Data Management

Web Solutions Engineer, University Graduate, 2025

Security Sales Specialist, Google Public Sector

Data Center Operations Manager, Server Operations (English, Dutch)

Staff Software Engineer, Site Reliability Engineering, Google Cloud

Early Career Software Engineer, Black Community Inclusion

Account Manager, People with Disabilities (English, Portuguese)

Software Engineer, Black Community Inclusion

Software Engineer III, Site Reliability Engineering, Google Cloud

Software Engineer, People with Disabilities

<div jscontroller="iYVHDc" class="DkhPwc" jsname="tIk9qd" data-id="75928495493915334" jsaction="A6AxKc:CXOOvf;"><div class="KwJkGe"><h3>Minimum qualifications:</h3><ul>
<li> Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.</li>
<li>3 years experience verifying digital logic at RTL level using SystemVerilog for FPGAs or ASICs.</li>
<li>Experience verifying digital IP and subsystems.</li>
</ul><br><h3>Preferred qualifications:</h3><ul>
<li>Master's degree or PhD in Electrical Engineering or Computer Science, or a related field.</li>
<li>Experience creating/using verification components and environments in Universal Verification Methodology (UVM), Verification Methodology Manual (VMM), Open Verification Methodology (OVM).</li>
<li>Experience with image processing, computer vision, or machine learning applications.</li>
<li>Experience in prototyping and debugging systems on Field Programmable Gate Array (FPGA) platforms.<br></li>
<li>Experience with performance verification of ASIC components.</li>
</ul></div><div class="aG5W3"><h3>About the job</h3><div><div>Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.<br></div></div>
<p>Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.</p></div><div class="BDNOWe"><h3>Responsibilities</h3><ul>
<li>Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.</li>
<li>Identify and write all types of coverage measures for stimulus and corner-cases.</li>
<li>Debug tests with design engineers to deliver functionally correct design blocks.</li>
<li>Close coverage measures to identify verification holes and to show progress towards tape-out.</li>
<li>Create and enhance constrained-random verification environments using SystemVerilog and Universal Vefication Methodology (UVM) or formally verify designs with SystemVerilog Assertions (SVA) and industry leading formal tools.</li>
</ul></div></div>

Silicon Design Verification Engineer