Silicon Design Verification Engineer
Job Summary
Job Description
- 3+ years RTL verification experience using SystemVerilog
- Experience verifying digital IP and subsystems
- Proficient in UVM or similar methodology
- Strong debugging and problem-solving skills
- Master's or PhD in EE/CS
- Experience with image processing, computer vision, or machine learning
- FPGA prototyping and debugging experience
- ASIC performance verification experience
4 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
- 3 years experience verifying digital logic at RTL level using SystemVerilog for FPGAs or ASICs.
- Experience verifying digital IP and subsystems.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering or Computer Science, or a related field.
- Experience creating/using verification components and environments in Universal Verification Methodology (UVM), Verification Methodology Manual (VMM), Open Verification Methodology (OVM).
- Experience with image processing, computer vision, or machine learning applications.
- Experience in prototyping and debugging systems on Field Programmable Gate Array (FPGA) platforms.
- Experience with performance verification of ASIC components.
About the job
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
- Create and enhance constrained-random verification environments using SystemVerilog and Universal Vefication Methodology (UVM) or formally verify designs with SystemVerilog Assertions (SVA) and industry leading formal tools.
Similar Jobs
ARVORE Immersive Experiences
Company3 Method Studios
Riot Games
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
PlayStation Global
Zynga
The Walt Disney Company
Get notifed when new similar jobs are uploaded
Jobs in Worldwide
Looks like we're out of matches
Research & Development Jobs
ByteDance
Riot Games
ByteDance
Intel Corporation
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
