Senior Design Verification Engineer, Silicon
Job Summary
Job Description
This Senior Design Verification Engineer role at Google involves planning and executing verification of digital design blocks for custom silicon solutions powering Google's consumer products. Responsibilities include creating and enhancing verification environments using SystemVerilog and UVM, debugging tests, closing coverage measures, and collaborating with design and architecture teams on SoC verification strategies. The ideal candidate possesses extensive experience with verification methodologies (UVM, SystemVerilog, formal verification, etc.), ARM/RISC-V processor verification, and low-power design verification. This role contributes to the innovation behind Google's products, delivering high-performance and efficient hardware.
Must have:
- 5+ years verification experience (UVM, SystemVerilog)
- Testbench, testcase, and environment development
- Collaboration with design engineers
- Coverage closure and progress tracking
- Defining overall verification strategy
Good to have:
- Master's/PhD in EE/CE/CS
- Formal verification, Gate-Level Simulation experience
- Unified Power Format based Power simulations
- ARM/RISC-V processor verification expertise
- Low-power design verification experience
Perks:
- Bonus
- Equity
- Benefits
2 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 5 years of experience with verification methodologies and languages such as UVM and SystemVerilog.
- Experience developing and maintaining verification test benches, test cases, and test environments.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience in different verification techniques and methodologies including formal, Gate-Level Simulation, Unified Power Format based Power simulations, UVM and C based testing, to achieve bug-free Silicon in SoCs.
- Experience in Advanced RISC Machine (ARM) and RISC-V processor based Design Verification including tool chains and C based testing.
- Experience in low-power design verification.
About the job
Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
The US base salary range for this full-time position is $150,000-$223,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Responsibilities
- Plan the verification of digital design blocks by understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Create and enhance constrained-random verification environments using SystemVerilog and Universal Verification Methodology (UVM) or verify designs with SystemVerilog Assertions (SVA) and formal tools.
- Debug tests with design engineers to deliver design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
- Participate with architecture, design teams, and other teams in defining the overall verification strategy of our SoCs.
Similar Jobs
Dublin, County Dublin, Ireland (On-Site)
• 5 Months ago
Meta
Paris, Île-de-France, France (On-Site)
• 6 Months ago
![Krafton - [Deep Learning Div.] Deep Learning Engineer - ML (1년 ~ 3년)](/_next/image?url=https%3A%2F%2Foutscal-assets.s3.ap-south-1.amazonaws.com%2Fcompany%2Fproduction%2F16-11-2023%2F80ad888d-4837-48d9-8b65-0ffdee910f35.png&w=256&q=50)
Krafton
Seoul, South Korea (On-Site)
• 5 Months ago
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
Riot Games
Los Angeles, California, United States (On-Site)
• 6 Months ago
Blizzard Entertainment
Irvine, California, United States (Hybrid)
• 6 Months ago
Get notifed when new similar jobs are uploaded
Jobs in Worldwide
Looks like we're out of matches
Set up an alert and we'll send you similar jobs the moment they appear!
Research & Development Jobs
Riot Games
Los Angeles, California, United States (On-Site)
• 5 Months ago
Mountain View, California, United States (On-Site)
• 5 Months ago
Microsoft
(On-Site)
• 5 Months ago
Cadence Design Systems
Pune, Maharashtra, India (On-Site)
• 1 Year ago
Get notifed when new similar jobs are uploaded
