In this role, you will design foundation and chassis IPs (e.g., Network on
Chip (NoC), Clock, Debug, IPC, Memory Management Unit (MMU) and other peripherals) for Pixel System on a Chip (SoCs). You will collaborate with members of architecture, software, verification, power, timing, synthesis, etc. to specify and deliver a quality Register-Transfer Level (RTL). You will solve technical problems with micro-architecture, low power design methodology and evaluate design options with performance, power and area in mind.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Get notifed when new similar jobs are uploaded