This role involves leading a team of engineers in the design, verification, and integration of multimedia, security, or AI accelerator designs into SoCs. Responsibilities include developing IP front-end designs, focusing on microarchitecture and RTL design for next-generation CPUs. The role requires proposing performance-enhancing microarchitecture features, collaborating with software and architecture teams, and delivering designs that meet PPA goals. Leading the verification team to ensure high-quality designs and working with physical design and power teams to meet frequency, power, and area targets are also crucial aspects of this position. The ideal candidate will have extensive experience in digital logic design, RTL design concepts, verification methodologies (UVM, SystemVerilog), and IP development for SoCs.