NVIDIA seeks experienced STA Physical Design Engineers to contribute to the development of high-speed communication devices.  Responsibilities include STA analysis of blocks/top-level designs, resolving timing and congestion issues, generating constraints and models, and contributing to flow development.  The ideal candidate will possess 3-6 years of STA experience, strong communication skills, and the ability to adapt to new technologies.  Experience with physical design EDA tools (Synopsys, Cadence) is highly valued.  The role involves working on challenging designs with high cell counts and high-speed blocks, targeting optimal power, area, and performance.

Explore gaming industy jobs in one of the leading Game Studios.

NVIDIA

Data Analyst, Internal Audit

Senior Network Engineer - Deployments

Manager, Systems Software

Senior Compiler Engineer - Deep Learning

Senior ASIC Design Engineer

Senior Infrastructure Software Engineer, Deep Learning Libraries

Senior High-Performance System Architect

Senior Software Engineer, Hardware Tools and Methodology Development

Senior Hardware Validation Engineer

Silicon Power Performance Engineer

<div data-automation-id="jobPostingDescription" class="css-4r17ng">NVIDIA is looking for best-in-class STA Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.What you will be doing:<ul><li>STA analysis of blocks/top-level according to specifications under challenging constraints targeting for the best power, area, and performance.</li><li>Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.</li><li>Daily work involves all aspects of static timing analysis - constraints, environment, models generation and timing ECO generation for block level and full chip level.</li><li>Taking part inflows development.</li></ul>What we need to see:<ul><li>B.SC. in Electrical Engineering/Computer Engineering.</li><li>3-6 years of experience as STA engineer.</li><li>Ability to quickly adapt to new technology and go deep into new areas</li><li>Strong communication skills</li><li>Great teammate.</li><li>Drive new solutions based on any issues that arise</li></ul>Ways to stand out from the crowd:<ul><li>Knowledge in physical design flows and methodologies (PNR, STA, physical verification).</li><li>Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.).</li></ul>NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!</div>

STA Backend Engineer