CPU Design Verification Engineer
Job Summary
Job Description
- Bachelor's degree in Electrical Engineering or equivalent
- 3+ years verifying digital logic at RTL level using SystemVerilog or Specman
- Experience verifying digital systems using standard IP components
- Experience creating and using verification components in standard methodologies
- Build efficient constrained-random verification environments
- Manage full verification lifecycle
- Master’s degree in Electrical Engineering or Computer Science
- Experience with UVM, SystemVerilog, or scripting languages (Python, Perl, etc.)
- Experience with CPU implementation, assembly language, or compute SOC
7 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering or equivalent practical experience.
- 3 years of experience verifying digital logic at RTL level using SystemVerilog, or Specman/E for FPGAs or ASICs.
- Experience verifying digital systems using standard IP components/interconnects (microprocessor cores, hierarchical memory subsystems).
- Experience creating and using verification components and environments in standard verification methodology.
Preferred qualifications:
- Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
- Experience with UVM, SystemVerilog, or other scripting languages (e.g. Python, Perl, Shell, Bash, etc.).
- Experience with CPU implementation, assembly language, or compute System on a Chip (SOC).
About the job
As a CPU Design Verification Engineer, you will work as part of a Research and Development team, and you will build verification components, constrained-random testing, system testing, and verification closure. As part of our server chip design team, you will verify digital designs. You will collaborate closely with design and verification engineers in projects and perform direct verification. You'll build efficient and effective constrained-random verification environments that exercise designs through their corner-cases and expose all types of bugs. You will manage the full lifecycle of verification which can range from verification planning, test execution or collecting, and closing coverage.
The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.
We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
- Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Create and enhance constrained-random verification environments using SystemVerilog/UVM, or Specman.
- Identify and write all types of coverage measures for stimulus and corner-cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Lead coverage measures to identify verification holes and to show progress towards tape-out.
Similar Jobs
ByteDance
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
ByteDance
ByteDance
Get notifed when new similar jobs are uploaded
Jobs in Tel Aviv-Yafo, Tel Aviv District, Israel
NVIDIA
INTEL
NVIDIA
Varonis Internal
Get notifed when new similar jobs are uploaded
Research & Development Jobs
NVIDIA
ByteDance
ByteDance
NVIDIA
Trend Micro
ByteDance
NVIDIA
Get notifed when new similar jobs are uploaded
