Lead Engineer - GLS Verification

8 Months ago • 6-8 Years • Research Development

Job Summary

Job Description

Seeking a Lead Engineer with 6+ years of ASIC/FPGA verification experience, strong expertise in SystemVerilog, UVM, and Gate-Level Simulation (GLS). Must have experience in developing and executing testbenches and verification environments.
Must have:
  • ASIC/FPGA Verification
  • SystemVerilog, UVM
  • Gate-Level Simulation
  • Testbench Development
Good to have:
  • Formal Verification
  • Static Verification
  • Low Power Design
  • UPF/CPF
Perks:
  • Equal Opportunity Employer
  • Diversity Valued

Job Details

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

Job Description

The position involves design verification of next generation modem sub systems (which has MAC, Baseband and RF IP’s involved for latest Wi-Fi protocol including 11ax) with emphasis on verifying and signing off performance and power along with functionality. This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS and Formal techniques. Candidate will require close interactions with Design, SoC , Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification. He/She will work with design team (both HW and SW) on RTL debug during Pre-silicon HW development phase.

Responsibilities:

  • Develop and execute verification plans using System Verilog and UVM to validate complex ASIC/FPGA designs.
  • Design and implement testbenches and verification environments to ensure functional accuracy and performance.
  • Perform Gate-Level Simulations (GLS) to validate designs against their RTL implementations.
  • Create and run comprehensive verification scenarios and identify discrepancies between RTL and gate-level simulations.
  • Collaborate with design engineers to understand requirements and resolve design issues.
  • Debug and troubleshoot complex issues, providing detailed analysis and solutions.
  • Document verification processes, methodologies, and results to ensure clarity and reproducibility.
  • Participate in design reviews and contribute to improving verification strategies and methodologies.
  • Verify and debug low-power design
  • Debug SDF Back Annotated Gate Simulations
  • Collaborate with cross-functional teams to define and execute gate-level simulation test plans.
  • Develop and implement gate-level simulation strategies for complex digital designs.
  • Conduct gate-level simulations to verify the functionality and performance of digital designs.
  • Work closely with design and verification teams to identify and resolve issues at the gate level.
  • Utilize your expertise in SV and UVM to optimize and enhance the gate-level simulation process.
  • Ensure compliance with industry standards and best practices in gate-level simulation.
  • Develop a comprehensive GLS methodology for the CPU
  • Perform gate-level simulations to verify the functionality, performance, and timing of CPU designs.
  • Develop and execute comprehensive test plans for gate-level simulations.
  • Collaborate with RTL design, verification, and physical design teams to identify and resolve simulation issues.
  • Analyze simulation results, debug failures, and propose design improvements.
  • Ensure thorough coverage and validation of all critical paths and corner cases.
  • Automate simulation workflows to enhance efficiency and reproducibility.
  • Assist in the development and maintenance of simulation environments and tools.
  • Document simulation methodologies, results, and best practices.
  • Understanding of industry-standard protocols and interfaces
  • Familiarity with static timing analysis (STA) and power analysis.
  • Understanding of power domains and HW programming guide sequences
  • Develop test plan to verify all low power states
  • Own end to end DV tasks from coding Test bench and test cases, write assertions, debugging UPF and RTL and achieving all coverage goals
  • Exploring innovative dynamic or static methodologies by engaging with EDA vendors

Experience Level: 6-8 years in Industry

Education Requirements: Bachelor or Master’s degree in Electrical and/or Computer Engineering

Minimum Qualifications:

  • 6+ years of professional experience in ASIC/FPGA verification with strong expertise in SystemVerilog, UVM, and Gate-Level Simulation (GLS).
  • Proven experience in developing and executing testbenches and verification environments.
  • Strong skills in performing gate-level simulations and analyzing results.
  • Excellent debugging skills with the ability to resolve complex design issues.
  • Effective communication and collaboration skills, capable of working well in a team environment.
  • Analytical debugging skills
  • Verify and debug low-power design
  • Debug SDF Back Annotated Gate Simulations
  • Low-power implementation (UPF)
  • Mixed Signal Real Number Modeling (RNM, Spice)
  • Strong System Verilog/UVM based verification skills Experience with Assertion coverage-based verification methodology
  • Experience in formal / static verification methodologies will be a plus
  • Good understanding of low power design techniques
  • Proficient with low power SoC design constructs such as clock gates, level shifters, isolation cells and state retention cells.
  • Experience with UPF/CPF based power aware verification.
  • Experience with Synopsys NLP (native Low Power) tool.
  • Working knowledge of GLS , PAGLS and scripting languages such as Perl, Python is a plus
  • Proficiency in Low-Power standards like UPF/CPF.
  • Working knowledge on UPF based RTL / PGPIN simulations.
  • Proficiency in ASIC design tools, simulation methodologies, and hardware description languages (HDLs).
  • Excellent analytical and problem-solving skills with a focus on power optimization

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Similar Jobs

PlayStation Global - Sr Application Security Engineer

PlayStation Global

United States (Remote)
9 Months ago
Genpact - Principal Consultant – DevOps CI/CD Architect-ITO082067

Genpact

Noida, Uttar Pradesh, India (On-Site)
9 Months ago
Ziff Davis - Senior Full Stack Software Engineer

Ziff Davis

United States (Hybrid)
8 Months ago
Google - Engineering Manager, Search Verticals

Google

Bengaluru, Karnataka, India (On-Site)
7 Months ago
Meta - Software Engineer, Machine Learning

Meta

Pittsburgh, Pennsylvania, United States (On-Site)
7 Months ago
MIPS - Sr. Staff/Lead Engineer – RTOS – CPU/Platform Software Team

MIPS

Pune, Maharashtra, India (On-Site)
8 Months ago
ByteDance - Software Engineer in Large Model System Graduate (Machine Learning Sys-US) - 2024 Start (BS/MS)

ByteDance

San Jose, California, United States (On-Site)
7 Months ago
EPAM Systems - Senior Python Software Engineer

EPAM Systems

Hyderabad, Telangana, India (Remote)
10 Months ago
Riot Games - Senior Game Product Manager, Social Systems - 2XKO

Riot Games

Los Angeles, California, United States (On-Site)
8 Months ago

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Luxoft - Senior Data Engineer with AWS / Geo-spatial Data

Luxoft

Poland, Ohio, United States (Remote)
7 Months ago
Google - Senior Software Engineer, Google Meet

Google

(On-Site)
7 Months ago
Luxoft - Support Network Engineer with Automation

Luxoft

(Remote)
7 Months ago
Google - Engineering Manager, Android GPU Driver Quality

Google

Bengaluru, Karnataka, India (On-Site)
7 Months ago
Softobiz - Elastic Search (ELK) Engineer

Softobiz

Hyderabad, Telangana, India (On-Site)
9 Months ago
ByteDance - Backend Software Engineer (Business Infra), ByteCloud - 2025 Start

ByteDance

Singapore (On-Site)
7 Months ago
Larian Studios - Tools Director  | Directeur Outils

Larian Studios

Quebec, Canada (On-Site)
8 Months ago
PublicisGroupe - Software Engineer - Backend

PublicisGroupe

(Remote)
8 Months ago
PublicisGroupe - Senior Associate L1 DE-Big Data GCP

PublicisGroupe

Hyderabad, Telangana, India (On-Site)
8 Months ago
PlayStation Global - Data Science Intern, Payments & Fraud - Master's or PhD

PlayStation Global

Carlsbad, California, United States (Hybrid)
8 Months ago

Get notifed when new similar jobs are uploaded

Jobs in Hyderabad, Telangana, India

Postman - Software Engineer II (Backend), Client Distribution

Postman

Bengaluru, Karnataka, India (On-Site)
9 Months ago
Granicus - Technical Support Representative I

Granicus

Bengaluru, Karnataka, India (Remote)
8 Months ago
PwC - IN-Manager_CPI_Enterprise App SAP_Advisory_Bangalore

PwC

Bengaluru, Karnataka, India (On-Site)
8 Months ago
PwC - Manager

PwC

Kolkata, West Bengal, India (On-Site)
8 Months ago
Schbang - Sr. Media Planner

Schbang

Mumbai, Maharashtra, India (On-Site)
7 Months ago
Gamemano - Product Manager

Gamemano

Noida, Uttar Pradesh, India (On-Site)
10 Months ago
DNEG - Project Coordinator

DNEG

Bengaluru, Karnataka, India (On-Site)
7 Months ago
STAGE - Content Accountant

STAGE

Noida, Uttar Pradesh, India (On-Site)
9 Months ago
Luxoft - Senior React Developer

Luxoft

Delhi, India (On-Site)
7 Months ago

Get notifed when new similar jobs are uploaded

Research Development Jobs

Meta - Research Scientist Intern, Machine Perception for Input and Interaction (PhD)

Meta

Burlingame, California, United States (On-Site)
7 Months ago
Assystems - Ingénieur Coordination et études nucléaires H/F

Assystems

Rouen, Normandy, France (On-Site)
8 Months ago
Fabric - Principal Design Verification Engineer, NOC

Fabric

Irvine, California, United States (Remote)
8 Months ago
Fabric - Principal Design Verification Engineer

Fabric

Los Angeles, California, United States (On-Site)
8 Months ago
Google - Technical Program Manager, Silicon Engineering

Google

Bengaluru, Karnataka, India (On-Site)
7 Months ago
ByteDance - Software Engineer Intern (Applied Machine Learning-Engine) - 2025 Summer/Fall (BS/MS)

ByteDance

San Jose, California, United States (On-Site)
7 Months ago
Meta - Silicon Architect

Meta

Redmond, Washington, United States (On-Site)
7 Months ago
ByteDance - NLP Researcher - AI Lab Research

ByteDance

Singapore (On-Site)
7 Months ago
Meta - Research Scientist, Machine Learning (PhD)

Meta

Bellevue, Washington, United States (On-Site)
7 Months ago
Fluence - Werkstudent (m/w/d) HR Administration

Fluence

Erlangen, Bavaria, Germany (Hybrid)
8 Months ago

Get notifed when new similar jobs are uploaded

About The Company

At Silicon Labs, we hire and empower great talent to achieve their full potential. By offering challenging projects, technical mentorship, and continuous learning opportunities, we ensure our employees thrive at every stage of their careers. Here, you’ll work alongside some of the industry’s brightest minds, tackling complex problems that deepen your expertise and expand your horizons.

Budapest, Hungary (On-Site)

Hyderabad, Telangana, India (On-Site)

Singapore (Hybrid)

Hyderabad, Telangana, India (On-Site)

Hyderabad, Telangana, India (On-Site)

Hyderabad, Telangana, India (On-Site)

Hyderabad, Telangana, India (Hybrid)

Hyderabad, Telangana, India (On-Site)

Hyderabad, Telangana, India (On-Site)

Hsinchu, Hsinchu City, Taiwan (Hybrid)

View All Jobs

Get notified when new jobs are added by Silicon Labs

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug