Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Senior SoC and IP Design Engineer, Google Cloud

Haifa District, Israel (On-site)

Senior SoC and IP Design Engineer, Google Cloud

1 Month ago • 5 Years + • Research & Development

About the job

4 skills required for this role

Test your skills to join the top 1% applicants for this job

level-design

python

perl

innovation

Job Description

As a Senior SoC and IP Design Engineer at Google Cloud, you'll be part of a team developing custom silicon solutions for Google's direct-to-consumer products. You'll contribute to the innovation behind products used by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Responsibilities include defining SoC/block level design documents, performing RTL development, simulation debug, and Lint/CDC/FV/UPF checks. You'll also participate in synthesis, timing/power closure, ASIC silicon bring-up, and test plan and coverage analysis. You'll communicate and work with multi-disciplined and multi-site teams.

Must have:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
5 years of experience with digital logic design principles, RTL design concepts, and languages like Verilog or SystemVerilog.
Experience with logic synthesis techniques, low-power design techniques, and design verification (DV).
Experience with design sign-off and quality tools (e.g., Lint, CDC, etc.).

Good to have:

Experience in scripting languages like Python or Perl.
Knowledge of high performance and low power design techniques.
Knowledge of assertion-based formal verification.
Knowledge of System-on-a-Chip (SoC) architecture.
Domain knowledge in areas like PCIe, UCIe, DDR, AXI, ARM processors.

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
Experience in logic design and debug with Design Verification (DV).
Experience with design sign-off and quality tools (e.g., Lint, CDC, etc.).

Preferred qualifications:

Experience in scripting languages like Python or Perl.
Knowledge of high performance and low power design techniques.
Knowledge of assertion-based formal verification.
Knowledge of System-on-a-Chip (SoC) architecture.
Domain knowledge in one of these areas: PCIe, UCIe, DDR, AXI, ARM processors.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

Define the SoC/block level design document such as interface protocol, block diagram, transaction flow, pipeline etc.
Perform Register-Transfer Level (RTL) development (e.g., coding and debug in Verilog, SystemVerilog), function/performance simulation debug and Lint/CDC/FV/UPF checks.
Participate in synthesis, timing/power closure and ASIC silicon bring-up.
Participate in test plan and coverage analysis of the block and SoC level verification.
Communicate and work with multi-disciplined and multi-site teams.

View Full Job Description

About The Company

Google

1829 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.