RTL Design Verification Engineer with 3+ years of experience in Verilog/SystemVerilog and industry-standard verification methodologies (OVM/UVM). Strong understanding of ASIC design flow and verification techniques required. Excellent problem-solving and debugging skills.